13th International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD13), Vancouver, Canada

Contribution ID: 82 Type: Oral

Development of high-time-resolution ASICs in CMOS 28-nm technology dedicated to precision 4D-tracking

Tuesday, 5 December 2023 15:30 (20 minutes)

Following up and finalizing the developments of former RnD projects and studies (INFN-funded TimeSPOT, Falaphel, Scaltech28 projects), The IGNITE project plans to implement an integrated system module, comprising sensor, electronics, and fast readout, specifically aimed at 4D-tracking. System pixels are required to have pitch around 50 μ m and time resolution below 30 ps. In this paper we present recent advancements on the development of a prototype ASIC, designed in CMOS 28-nm technology, which explores several circuital solutions on the front-end side. The Ignite_0 development is preparatory to the design of the first IGNITE full-ASIC, featuring a 64x64 pixel matrix, being completed in the future months.

The Ignite_0 has been submitted as a mini-ASIC containing new versions of a former 4D pixel design (the Timespot1 ASIC), consisting of an Analog Front End (AFE) and a high-resolution Time-to-Digital-Converter. The TimeSPOT-type AFE is a Charge Sensitive Amplifier with Krummenacher feedback and discrete-time Offset Compensation. Some imperfections, present in the TimeSPOT 32x32 matrix version, are here corrected. New ideas on the AFE input stage and feedback circuit, aimed at obtaining a faster response and optimizing system performance in terms of time resolution and power, are here explored as well.

The TimeSPOT TDC, based on a Vernier-type architecture, has several improvements in terms of operational and SEU robustness. Furthermore, the front-end pixel size has been changed to make it compatible with the read-out of pixels from 55 μ m (TimeSPOT) to 45 μ m, by modifying only a redistribution layer (upper metal) according to the specific pitch adopted.

The Ignite_0 ASIC integrates additional important service circuits, and in particular DACs and PLLS, to test them on silicon before their integration on the 64x64 pixel matrix, which is presently ongoing.

The explored solutions will be critically illustrated during the talk, highlighting their pro and cons.

Submission declaration

Original and unplublished

Primary authors: LAI, Adriano (Universita e INFN, Cagliari (IT)); STABILE, Alberto (Università degli studi di Milano); COSSU, Gian Matteo (INFN, Cagliari (IT)); PICCOLO, Lorenzo; FRONTINI, Luca (INFN and Università degli Studi di Milano); CADEDDU, Sandro (Universita e INFN, Cagliari (IT)); LIBERALI, Valentino (Università degli Studi di Milano)

Presenter: LAI, Adriano (Universita e INFN, Cagliari (IT))

Session Classification: Day 2 - Session 3

Track Classification: ASICs