



# Future directions and challenges of ASICs



M. Garcia-Sciveres

Lawrence Berkeley National Lab

#### 2023 HSTD13 – Vancouver



### Silicon Detectors at Colliders

(and in orbit)



2000 Strip Detectors **Hybrid Pixels** strips NA1 1980 1999 Delphi ▲ scaled by channels ATLAS 1981 **NA11** 2009 200 CMS 1982 NA14 2009 hybrid pixels ATLAS IBL MarkII 2015 1990 \* cmos pixels Silicon area (sq. m.) 1990 DELPHI 2017 CMS 20 Fermi LAT ALEPH velopix 1991 2019 OPAL ATLAS 1991 2025 CDF SVX 2025 CMS 1992 2 1993 L3 1996 CDF SVX' **CMOS Pixels** CLEO III 1998 2014 STAR 0.2 BaBar 1999 2019 ALICE 2001 CDF SVXII+ISL ATLAS SCT **CCDs** 2009 0.02 2009 CMS tracker 1993 VXD 2025 ATLAS ITK 2025 CMS upgrade 0.002 1970 1980 1990 2000 2010 2020 2030 Year of first data taking First CCD digital **CMOS** sensors cameras Start of HEP used in webcams IC design Hybrid Strips

Monolithic

Hybrid Pixels









June. 20, 2023

IIIÌ

rrr

BERKELEY LAB

13<sup>th</sup> International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD13)

### Aside: This Just Out:

![](_page_3_Picture_2.jpeg)

And a second sec		
<section-header><section-header><section-header><text><text><text><text></text></text></text></text></section-header></section-header></section-header>	Nuclear Instrum Physics Researc Spectrometers, Equipment Supports open access	nents and Methods in h Section A: Accelerators, Detectors and Associated
Articles & Issues 🗸	About 🗸 🛛 Publish 🗸 Order jou	Irnal 7 Q Search ir Submit your article 7

#### Microelectronics in High Energy Physics

Edited by

- Alessandro Marchioro Experimental Physics, CERN, Switzerland
- Philippe Farthouat Experimental Physics,CERN,Switzerland Last update 21 August 2023

![](_page_4_Picture_0.jpeg)

![](_page_4_Picture_1.jpeg)

![](_page_4_Picture_2.jpeg)

Contents lists available at ScienceDirect

#### Nuclear Inst. and Methods in Physics Research, A

journal homepage: www.elsevier.com/locate/nima

![](_page_4_Picture_6.jpeg)

Particle physics experiments: From photography to integrated circuits

Erik H.M. Heijne

IEAP/CTU, Husova 240/5, CZ 110 00 Prague 1, Czech Republic CERN EP Dept, 1 Esplanade des Particules, CH 1211 Geneva 23, Switzerland Nikhef, Science Park 105, 1098XG Amsterdam, Netherlands

#### Front-end electronics for silicon strip trackers: Architectures and evolution

Jan Kaplon CERN, 1211 Geneva 23, Switzerland

13<sup>th</sup> International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD13)

#### Hybrid pixel readout integrated circuits

Maurice Garcia-Sciveres

Lawrence Berkeley National Laboratory, Berkeley, USA

Monolithic CMOS Sensors for high energy physics — Challenges and perspectives

W. Snoeys

CERN, Esplanade des Particules, CH-1211 Geneva 23, Switzerland

ASIC survival in the radiation environment of the LHC experiments: 30 years of struggle and still tantalizing

Federico Faccio CERN, EP department, Esplanade des Particules 1, Meyrin, 1211, Switzerland

Radiation tolerant optoelectronics for high energy physics

Jan Troska<sup>a,\*</sup>, François Vasey<sup>a</sup>, Anthony Weidberg<sup>b</sup>

<sup>a</sup> EP Department, CERN, Esplanade des Particules, Geneva, 1211, Switzerland <sup>b</sup> Physics Department, Oxford University, Denys Wilkinson Building, Oxford, OX1 3RH, United Kingdom

#### ASICs for LHC intermediate tracking detectors

G. Hall<sup>a,\*</sup>, A.A. Grillo<sup>b</sup>

<sup>a</sup> Blackett Laboratory, Imperial College, London SW7 2AZ, UK
<sup>b</sup> Santa Cruz Institute for Particle Physics, University of California, Santa Cruz, CA 95064, USA

#### Cryogenic electronics for noble liquid neutrino detectors

Hucheng Chen<sup>\*</sup>, Veljko Radeka Brookhaven National Laboratory, Upton, NY, United States of America

Analog-to-digital converters and time-to-digital converters for high-energy physics experiments

Ping Gui

Southern Methodist University, Dallas, TX, USA

Radiation-hard ASICs for data transmission and clock distribution in High Energy Physics

Paulo Moreira<sup>\*</sup>, Szymon Kulis CERN, European Center for Nuclear Research, Switzerland

![](_page_5_Picture_0.jpeg)

### Why Microplex?

BERKELEY LAB

Because these were silicon strip modules before:

#### NA11, CERN 1981

![](_page_5_Picture_5.jpeg)

NIM205 (1983) 99

#### They did not scale

![](_page_5_Figure_8.jpeg)

![](_page_5_Picture_9.jpeg)

Fig. 13. Microstrip detector and the MSD2 4-channel hybrid readout circuits, providing high density signal processing in a relatively small volume (CERN photo-8310560).

![](_page_6_Picture_0.jpeg)

### Silicon Strip ASIC Evolution

![](_page_6_Picture_2.jpeg)

![](_page_6_Figure_3.jpeg)

13th International "Hiroshima Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD13)

![](_page_7_Picture_1.jpeg)

![](_page_7_Picture_2.jpeg)

AJIP

SCP

RN DRDC

03-54

![](_page_7_Picture_3.jpeg)

#### DEVELOPMENT OF PIXEL DETECTORS FOR SSC VERTEX TRACKING\*

Gordon Kramer Hughes Electro-Optical Data Systems Group El Segundo, CA 90245

Eugene L. Atlas, F. Augustine, Ozdal Barkan, T. Collins, Wayne L. Marking, Stuart Worley, and Ghassan Y. Yacoub Hughes Technology Center, Carlsbad, CA 92009

Stephen L. Shapiro Stanford Linear Accelerator Center Stanford University, Stanford, CA 94309

John F. Arens and J. Garrett Jernigan Space Sciences Laboratory University of California, Berkeley, CA 94720

David Nygren, Helmuth Spieler, and Michael Wright Lawrence Berkeley Laboratory Berkeley, CA 94720

P. Skubic University of Oklahoma Norman, OK 73019

![](_page_7_Picture_11.jpeg)

EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH CERN DRDC/93-54

#### **RD19 Status Report** 1 January 1994 **RD19: Status report on 1993** Development of hybrid and monolithic silicon micropattern detectors

Spokesman: Erik H.M. Heijne

HL-LHC is far beyond

CEPNI Collège de Errore<sup>2</sup>, CPPM Marseille<sup>3</sup>, EPFLausanne<sup>4</sup>, ETH Zurich<sup>5</sup>, IMEC Leuven<sup>6</sup>, <sup>7</sup>, Genova<sup>8</sup>, Milano<sup>9</sup>, Modena<sup>10</sup>, Padova<sup>11</sup>, Pisa<sup>12</sup>, Roma<sup>13</sup>, Trieste<sup>14</sup>, <sup>5</sup>, Technical University Athens<sup>16</sup>, Group Praha<sup>17</sup>, Univ. of Glasgow<sup>18</sup>, <sup>119</sup>, GEC-Marconi (Caswell)<sup>20¶</sup> and Smart Silicon Systems SA<sup>21¶</sup> Strips did not scale. A new readout chip solution had to be developed

#### ATLAS design circa 1995

Original design luminosity Zero pileup ATLAS Barrel Inner Detector H→bb H→bb

![](_page_8_Picture_0.jpeg)

### The Pixel Rate Extremes

![](_page_8_Picture_2.jpeg)

![](_page_8_Picture_3.jpeg)

![](_page_8_Figure_4.jpeg)

=> most pixels were never hit by real collision particle!

#### <u>HL-LHC</u>

 Inner layers of ATLAS and CMS high luminosity upgrades will see 10 collision particles in every Si atom!

![](_page_9_Picture_0.jpeg)

![](_page_9_Picture_2.jpeg)

![](_page_9_Figure_3.jpeg)

![](_page_10_Picture_0.jpeg)

![](_page_11_Picture_0.jpeg)

![](_page_11_Picture_2.jpeg)

![](_page_11_Picture_3.jpeg)

crossings

Digitize amplitude above threshold in each Bunch Crossing

![](_page_12_Picture_0.jpeg)

### **On-Chip Storage and Trigger**

![](_page_12_Figure_2.jpeg)

IIIÌ

LAB

rrr

BERKELEY

![](_page_13_Picture_0.jpeg)

![](_page_13_Picture_2.jpeg)

High rate pixel readout chips are memories (in addition to being pixel readout chips)

![](_page_13_Figure_4.jpeg)

Figure 2. DDR4 higher performance compared with DDR3L and DDR2

and this is not zero latency nor rad hard

![](_page_14_Picture_0.jpeg)

## RD53 Hybrid Pixel Readout for higher rate and radiation

![](_page_14_Picture_2.jpeg)

![](_page_14_Picture_3.jpeg)

RD-53 will design and produce the next generation of readout chips for the ATLAS and CMS pixel detector upgrades at the HL-LHC. More details can be found in the 2018 extension proposal and the original collaboration proposal.

transistors

June. 20, 2023

 $\sim 1000$ 

ASICs future – M. Garcia-Sciveres

![](_page_15_Figure_0.jpeg)

![](_page_16_Picture_0.jpeg)

![](_page_16_Picture_2.jpeg)

- The more functionality the FE chip can take over the better
- Electrical communication, power distribution, monitoring...
- Optical communication could be integrated in FE chip as CMOS foundries offer photonic options.
  - But many system/assembly challenges and advantage not obvious
- Wireless functionality could be included on chip
  - Significant R&D on wireless readout (WADAPT https://pos.sissa.it/390/832)
  - Not much on wireless command and control, which has a very clear use case (have to see interplay with fast timing)
- FPGA and/or AI/ML functions now straightforward to include, but use cases must be developed.
- SEU tolerance is a big challenge for on-chip functionality

![](_page_17_Picture_1.jpeg)

![](_page_17_Picture_2.jpeg)

### What's the next scaling problem?

![](_page_18_Picture_0.jpeg)

### Future direction #2 is timing

![](_page_18_Picture_2.jpeg)

![](_page_18_Picture_3.jpeg)

р

![](_page_19_Picture_0.jpeg)

### That's a lot more data to store!

![](_page_19_Picture_2.jpeg)

![](_page_19_Figure_3.jpeg)

Figure 2. DDR4 higher performance compared with DDR3L and DDR2

![](_page_20_Picture_0.jpeg)

### That's a lot more data to store!

![](_page_20_Picture_2.jpeg)

![](_page_20_Picture_3.jpeg)

This is already full in 65nm CMOS. But we still have 20 years of Moore's Law, So 28nm.

Turns out that 28nm not a bad choice also for this part either Needs to be fast with <50ps jitter And needs a TDC with <50ps resolution

![](_page_21_Picture_0.jpeg)

## Multiple efforts to design pixels with fast timing in 28nm

![](_page_21_Picture_2.jpeg)

LBNL chip "pebbles"

10u x30u FE, 4uW, <100e noise, ~50ps timing @ 50fF detector Cap

Next prototype already in fabrication adds: Pixel TDC with 15u x15u , 1-2uW average power, using only 40MHz clock

![](_page_21_Figure_6.jpeg)

![](_page_22_Picture_0.jpeg)

#### 28nm Forum

![](_page_22_Picture_2.jpeg)

Very different situation than 10 years ago when there was competition between: 130nm possibly with 3D stacking, 90nm and 65nm for the next generation of chips.

Today everyone is immediately on board with 28nm.

rum on 28nm CMOS Thursday 30 Nov 2023, 14:00 → 18:30 Europe/Zurich Kostas Kloukinas (CERN)		
fideoconference Forum on 28nm CMOS	► Join 👽	16:00 → 16:20 Berkeley Lab: Fast timing analog front-end for 4D pixel detectors and other small IP blocks
00 → 14:10 Welcome and Introduction Speaker: Kostas Kloukinas (CERN)	© 10m	Speaker: Timon Heim (Lawrence Berkeley National Lab. (US)) 28nm Forum - Pebbl
28nm Forum 6th se 28nm Forum 6th se		16:20 - 16:40 Rutherford Appleton Laboratory: 28nm IP block developments
10 - 14:30 28nm CMOS Technology & IP blocks for HEP experiments     Speaker: Marco Andorno (CERN)     D20231130_28nm_fo_	© 20m	Speaker: Mark Lyndon Prydderch (Science and Technology Facilities Council STFC (GB)) RAL_28nm_forum.p_ RAL_28nm_forum.p_
14:45 IP Blocks in 28nm for HEP Speaker: Franco Nahuel Bandi (CERN)	© 15m	16:40 → 17:00 University of Bergamo: Updates on the 28nm activities Speaker: Gianluca Traversi (Bergamo University and INFN Pavia (IT))
28nm_forum_jp_blo 15:05 Verification IP blocks Speaker Matteo Luci (CSDA)	© 20m	17:00 → 17:15 AGH University: Development of fast ultra-low power 10-bit ADC Marek Idzik Speaker: Marek Idzik (AGH University of Knokow (PL))
cern_vip.pdf		D Idzik_CERNforum_2
15:25       DART28 - The technology-related challenges of radiation-hardened transmitter         Speaker: Adam Klekotko         P       28nm_forum.pdf	©20m	17:15 → 17:35 NIKHEF: 28nm All Digital PLL Speaker: Vladimir Gromov (Nikhef National institute for subatomic physics (NL))
25 - 15:45 DART28 - High Speed IP Design & Verification Perspective" by Stefan Biereigel Speaker: Stefan Biereigel (CERN)	© 20m	<b>17:45</b> → 18:00 <b>Open Discussion and Wrap-Up</b>
28nmforum_dart_h		

![](_page_23_Picture_0.jpeg)

![](_page_23_Picture_2.jpeg)

- Silicon strips are still 5-10X lower power and cost than hybrid pixels
- Good solution for very large area (not covering trade-offs with MAPS)
- So what about fast timing in strips?
- HL-LHC new LGAD-based timing detectors have channel capacitance comparable to strips
- => could make LGAD strips and fast timing strips readout chips
- And maybe that opens up new possibilities...

![](_page_23_Figure_9.jpeg)

![](_page_24_Picture_0.jpeg)

![](_page_24_Picture_2.jpeg)

- SMALLER INSTEAD OF FASTER
  - Eg. 12.5u x 50u instead of 25u x 100u
  - That would require lower mass to be really useful = lower power and lighter data services
- MUCH MORE DATA (or fewer readout lanes for same data)
  - Reading out more instead of complicated hardware triggering
  - How early can data be compressed?
  - ML within the pixel matrix?
    - More area-efficient than Huffman lookup table storage
    - Different compression depending on chip location in detector
- LOCAL PROCESSING (aka edge computing)
  - Complex/programmable hit filter (application-specific)
  - Eg. Beam Induced Background in a muon collider

## Workforce challenge: Modern chip design needs large effort

Ш BERKELEY

![](_page_25_Figure_2.jpeg)

![](_page_25_Figure_3.jpeg)

13th International "Hiroshima Symposium on the Development and

Application of Semiconductor Tracking Detectors (HSTD13)

![](_page_25_Figure_4.jpeg)

![](_page_25_Figure_6.jpeg)

![](_page_26_Figure_0.jpeg)

![](_page_27_Picture_0.jpeg)

### Conclusion

![](_page_27_Picture_2.jpeg)

- Silicon tracker readout chips will continue to evolve following Moore's Law (20 years behind industry leading edge)
  - 28nm CMOS already the chosen technology for the next gen ASICs
- Precision timing for 4D tracking drives many present R&D efforts
- While motivated by pileup mitigation, creative uses of precision timing that have nothing to do with pileup will emerge
- Workforce development will be an integral part HEP ASIC design
- Community organization: hepic.org, ECFA DRD7, CPAD RDC4

![](_page_27_Figure_9.jpeg)

#### Microelectronics in High Energy Physics

![](_page_28_Picture_1.jpeg)

![](_page_28_Picture_2.jpeg)

### BACKUP

![](_page_29_Picture_0.jpeg)

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

13<sup>th</sup> International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD13)

![](_page_30_Picture_0.jpeg)

![](_page_30_Picture_2.jpeg)

#### Table 3

SEU cross sections of different memory structures in 65 nm technology with 24 GeV protons [56]. TR stands for triple redundant and L for latch.

Cell type	Cross section in $\mbox{cm}^2$
Standard latch	$2.8\times10^{-14}$
DICE latch with interleaved layout	$3.1 \times 10^{-15}$
TR standard Latch	$1.2 \times 10^{-16}$
TRL with error correction and control triplication	$2.3 \times 10^{-17}$
TRL with error correction, control triplication	
and separation of sensitive nodes	$6.8 \times 10^{-18}$

![](_page_31_Picture_0.jpeg)

### Detector can image itself in 3D

![](_page_31_Picture_2.jpeg)

![](_page_31_Figure_3.jpeg)

June. 20, 2023

ASICs future - M. Garcia-Sciveres

![](_page_32_Picture_0.jpeg)

#### Example of non-trivial processing

BERKELEY LAB

![](_page_32_Figure_3.jpeg)

![](_page_33_Picture_0.jpeg)

![](_page_33_Picture_1.jpeg)

13<sup>th</sup> International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD13)

![](_page_34_Picture_1.jpeg)

### **Pixel Readout Chip Generaitons**

![](_page_34_Picture_3.jpeg)

Chip name	Pixels	Pixel $\mu m \times \mu m$	Experiment(s)	Year			
Third Generation (65 nm CMOS)							
ClicPix [7]	4 0 9 6	$25 \times 25$	CLIC R&D	2012			
MPA [8]	48	$100 \times 1446$	CMS	2020			
RD53-CMS [9]	145152	$50 \times 50$	CMS	2021			
RD53-ATLAS [9]	153 600	$50 \times 50$	ATLAS	2020			
Timepix4 [10]	65 536	$55 \times 55$	gen. purpose	2022			
Medipix4 [11]	65 536	$55 \times 55$	gen. purpose	2021			
Velopix [12]	65 536	$55 \times 55$	LHCb	2016			
Second Generation (130 nm CMOS)							
Timepix3 [13]	65 536	55 × 55	gen. purpose	2014			
Medipix3 [6,14]	65 536	$55 \times 55$	gen. purpose	2013			
TDCPix [15]	1800	$300 \times 300$	NA62	2012			
FE-I4 [16]	26 880	$50 \times 250$	ATLAS	2011			
First Generation (0.25 µm CMOS)							
PROC600 [17]	4160	$100 \times 150$	CMS	2016			
PSI46dig [18]	4160	$100 \times 150$	CMS	2015			
Timepix [6]	65 536	$55 \times 55$	gen. purpose	2005			
Medipix2 [6,19]	65 536	$55 \times 55$	gen. purpose	2005			
PSI46 [20]	4160	$100 \times 150$	CMS	2004			
FE-I3 [21]	2880	$50 \times 400$	ATLAS	2003			
ALICE1LHCb [22,23]	8192	$50 \times 425$	Alice, LHCb	2001			
Generation 0 ( $\geq 0.8 \mu m$ CMOS)							
Medipix [6]	4 0 9 6	$170 \times 170$	gen. purpose	1997			
DELPHI [24]	504	$330 \times 330$	DELPHI	1996			
OMEGA [25]	1024	$75 \times 500$	OMEGA	1994			

![](_page_35_Figure_0.jpeg)

![](_page_36_Picture_0.jpeg)

![](_page_36_Picture_2.jpeg)

 Digital block is shared with 4 inputs- each form an identical analog pixel.

![](_page_36_Figure_4.jpeg)

### Velopix triggerless readout

![](_page_37_Picture_1.jpeg)

100 G

σ

network

![](_page_37_Figure_2.jpeg)

- Geometry looks like data flow diagram
- Lots of room outside physics acceptance
- Can have many cables out of each chip

13<sup>th</sup> International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD13)

~60 m

Trigger farm