

# Status of Development of ECS unit for Counting Room Electronics

**André Massafferri** Leonardo Lessa Fernando Sousa  
Pablo Diniz Irina Nasteva

Centro Brasileiro de Pesquisas Físicas (CBPF), Rio de Janeiro, Brasil



ELECTRONICS MEETING, 14<sup>th</sup> APRIL 2011



# Topics

- 1 The Concept
- 2 The Schedule
- 3 The Design
- 4 The SW and FPGA Development
- 5 The Prototype
- 6 Conclusion and Remarks

# The Concept

## goal

Gen Purpose ECS unit for Config, Mon and Debug: access PVSS in control room (CR)

CR ↔ Ethernet ↔ embedded PC ↔ PCIe , I<sup>2</sup>C, JTAG, SPI ↔ board  
 high speed (HS) , low speed (LS)

focus on TELL board


## TELL ECS Scenarios

dedicated Processor for TELL

dedicated Processor for TELL ↔ FEE

## Compactness

Unique Mezzanine &  
 exploring FPGA in low speed line



# The Schedule

## Schedule expectation of previous meeting

Prototype → Final HW & SW → Validation **2011-12**

Mass Production → Installation **(?)/16**

## Schedule

1<sup>st</sup> PROTOTYPE ↔ Testing with TELL ↔ SMALL PRODUCTION ↔ 3 years:

2011  
firmware , HardWare ↔ 2012  
 debugging, kernel New Tech (only CCPC) LARGE PRODUCTION ↔ SHUTDOWN  
 2015 2016

- 1<sup>st</sup> Prototype will be ready 2<sup>nd</sup> semester (22<sup>nd</sup> oct - 22<sup>nd</sup> nov)


*Lausanne/Marseille for Testing*

- **other projects than TELL (?): 2012 production about 50 pieces (?)**

## The Design (as discussed with Guido and Jean-Pierre)

- CCPC with PCIe lanes: SMA200
- Ethernet 1Gbs LAN: Form Factor
- Switch drives:
  - at least 4 PCIe lines
  - HS block transfer
  - 1 PCIe lane to FPGA
  - translation to LS protocols
- 8 outputs I<sup>2</sup>C
- 8 outputs JTAG no chain
- 4 outputs SPI


### Actual design




## The Design (Jean-Pierre suggestion)

- CCPC with PCIe
- Ethernet 1Gbs LAN:

**nanoETX-TT**<sup>express</sup> 3 lanes  
**Kontron** Intel 1GHz 2GB DDR2  
**INTEGRATED** CCPC ↔ Eth  
5.76W full CPU 84x55mm




## Upgraded design




# The HW & SW diagram

- The I<sup>2</sup>C Chain **is ready**: for more details refer to Lessa, Niko and Beat as well as the previous talks



## The HW & SW diagram

- The I<sup>2</sup>C Chain **is ready**: for more details refer to Lessa, Niko and Beat as well as the previous talks
- The JTAG protocol on NIOS/JPlayer is in good shape **but is just for Altera!**
- Verilog implementation of JTAG master in FPGA under investigation by Lessa: saving space in PCB and money wrt **74LVT8980 controller**





## The Schematic

**Except the connection concerning the PCIe line**



**CCPC ↔ Ethernet Form Factor**

**the whole schematic using SMA200 has been done**

next slide: ETX-TT option



# The Schematic

The Electrical schema ©ALTIUM FPGA





# The Schematic

The Electrical schema ©ALTIUM FPGA





# The Schematic

The Electrical schema @ALTIUM FPGA





# The Schematic

The Electrical schema @ALTIUM FPGA





# The Schematic

## The Electrical schema @ALTIUM Clock Distribution





# The Schematic

The Electrical schema @ALTIUM Switch



# The Schematic



The Electrical schema @ALTIUM Switch






# The Schematic

The Electrical schema @ALTIUM Power



## External Specs

### Pinout SAMTEC: **QFS-078-04.25-L-D-PC4**




## The Geometry

- **2 VME-slots for TELL10** Guido  
**160 x 95 x (2\*13.72) mm**
- **ATCA for TELL40** Jean-Pierre  
**115 x 70 x 21.33 mm**

we can manage X & Y  
even in the worst case

The HEIGHT is still an  
issue !




## The Geometry

- 2 VME-slots for TELL10 Guido  
160 x 95 x (2\*13.72) mm
- ATCA for TELL40 Jean-Pierre  
115 x 70 x 21.33 mm

we can manage X & Y

even in the worst case

The HEIGHT is still an issue !



## The Geometry

- **2 VME-slots for TELL10** Guido  
**160 x 95 x (2\*13.72) mm**
- **ATCA for TELL40** Jean-Pierre  
**115 x 70 x 21.33 mm**

I am looking for another  
SAMTEC **HS** connector  
height <6mm or >17mm

**we can manage X & Y**

even in the worst case

**The HEIGHT is still an  
issue !**

## Conclusion and Remarks

- THE ECS-CBPF BOARD is evolving on schedule.
- LOW SPEED PROTOCOLS: I<sup>2</sup>C chain is ready @driver level. JTAG from JBC player has been substituted by development of controller inside FPGA
- THE SCHEMATIC has been done
- CCPC+ETHERNET seems to be the only place allowing new Technology before the final production of 2015. Following the suggestion of J.Pierre, I am proposing a new CCPC; ETX-TT
- GEOMETRY: height is a concern in both options, SMA200 & ETX-TT. We will postpone this problem to the next Prototype.

## Conclusion and Remarks

- SOON I will bring the 1<sup>st</sup> Prototype to CERN for Testing
- PROJECTS OTHER than TELL are invited to benefit from the small production in 2012