24.04.2023

AIDAinnova 2nd annual meeting

A low-power, 64-channel ASIC for space applications for Cherenkov radiation detection

ASI-INFN agreement n. 2021-8-HH.0 for EUSO-SPB2

A. Di Salvo¹, S. Garbolino¹, S. Tedesco^{1, 2}, A. Rivetti¹, M. E. Bertaina^{1, 3}, Antonio Palmieri^{1, 3}






Istituto Nazionale di Fisica Nucleare

¹ National Institute for Nuclear Physics, Section of Torino, Torino, Italy

² Politecnico di Torino, Dipartimento di Elettronica e Telecomunicazioni, Torino, Italy

³ University of Torino, Physics, Torino, Italy


Research context




Angela V. Olinto, POEMMA and EUSO-SPB: Space Probes of the Highest Energy Particles, 2018

- Detection of Extensive Airshowers (EASs) generated by Ultra-High Energy Cosmic Rays (UHECRs) beyond 100 PeV and Cosmic Neutrinos (CNs) through Cherenkov radiation processes.
- The fast sampling of the signal is mandatory: 200 MHz.
- 64-channel ASIC implemented in a commercial 65 nm CMOS technology.
- A system to readout a camera plane composed by a matrix of Silicon Photo-Multipliers (SiPMs).

Camera architecture




- Upper array: background (light pollution and storms).
- Lower array: region of interest.




- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.


No full sampling system.



- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.





1: sampling, a **trigger** is generated and the signal is acquired.




- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.


- Manager of the sections (namely of the cells).
- The cells must address **5 states**: idle, sampling, warm-up, digitizing and reading. These processes are implemented with a **Finite State Machine** (FSM).
- Channel configurability (256, 64, 32 cells).






• The 256 cells are partitioned into smaller **segments** to **derandomize** the incoming signal: a group of 32 cells is organized into a **section**. The chip can be configured to operate with 32, 64 or the full 256-cells depth.








Ramp linearity


- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.

- **Sampling**: the switch is closed so the output is equal to the reference voltage.
- **Conversion**: the switch is open and C_f integrates the current thus providing a ramp.



- It is exclusively driven by the channel controller and enabled during the **digitizing** process.
- The counter is progressively increased by one at each clock cycle until the saturation of the counter itself occurs. The ramp generator is accordingly activated during this time window.
- Configurable in the range 8-12 bits.

Place & Route



Power

Block	Power	Area	N	Power _T	Area _T	
	(μW)	(μm^2)		(μW)	(μm^2)	
Cell	2.5	352.44	256	640	90224.64	
Section	2.5	96.48	8	20.0	771.84	
Section controller	31.36	839.88	4	125.44	3359.52	
Gray counter	42.4	376.20	1	42.4	376.20	
Gray decoder	2.86	357.48	1	2.86	357.48	
Channel controller	430	8083	1	430	8083	
Total				1260.7	103172.68	


- Worst case, low power library.
- Estimation before P&R, based on the area of standard cells (no routing).
- Imaging mode.
- Segmentation 32.
- clock gating enabled.
- Range: 2135 ns (from sampling to readout stage) at $f_s = 200$ MHz.

Readout


Hitmap generation.

Steps:


- Comparator values are stored in latches.
- Low level trigger evaluated: first hitmap (ASIC level).
- High level trigger evaluated: second hitmap (ASIC level).
- Read hitmap request generated.
- Acknowledge signal from FPGA.
- Sending hitmap to FPGA (130 ns at 400 MHz in DDR).
- Read data request generated.
- Acknowledge signal from FPGA.
- Sending data to FPGA.




High threshold



Low threshold



On the edge




Light pollution


Summary


- Detection of Extensive Airshowers.
- 64-channel ASIC implemented in a commercial 65 nm CMOS technology.
- High level of configurability:
 - Segmentation:
 - 32 cells
 - 64 cells
 - 256 cells
 - Resolution:
 - 8 12 bits
 - Trigger:
 - Internally generated
 - Externally provided
 - Mode:
 - Sparse
 - Imaging
- Production run before the summer.

Backup



Mode





Imaging mode

Sparse mode

Derandomization

The input signal follows the Poisson distribution. The probability of receive n events is:

$$P_n = \mu^n \frac{e^{-\mu}}{n!}$$

Supposing to have an event rate of **100 kHz**, and a dead-time of **8 µs**, the probability of loosing an event is:

$$P_{loss} = 1 - e^{-0.8} \simeq 0.55$$

By using **n** segments this probability is evaluated as:


$$P_{loss} = 1 - \sum_{0}^{n} \mu^{n} \frac{e^{-\mu}}{n!}$$

With 4 segments P_{loss} would be equal to about 0.5%


Channel controller simulation

	Msgs														
/b_channel/channel_m/front_end_m/signal_input	0.868909						~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~								
👍 /tb channel/channel m/front end m/trigger	1'h0											للدور			
/tb channel/channel m/channel controller m/state SEC0 B0 32	READING SE	SAMPLING SEC	DIGITIZING SEC	30 B0 32			READING	SEC0 B0 32				SA (WA	ARMUP SECO BO	32	
/tb_channel/channel_m/channel_controller_m/next_state_SEC0_B0_32	READING SE	SAMPLING SEC)						SEC0 B0 32				SA I WA	RMUP SECO BO	32	
/tb_channel/channel_m/channel_controller_m/state_SEC0_B1_32	DIGITIZING S			RMUP SEC0 B1 32				SEC0 B1 32					SEC0 B1 32		
/tb_channel/channel_m/channel_controller_m/next_state_SEC0_B1_32	DIGITIZING S			RMUP SEC0 B1 32				SEC0 B1 32					SEC0 B1 32		
/tb_channel/channel_m/channel_controller_m/state_SEC1_B2_32	WARMUP SE	IDLE SEC1 B2 32		MPLING (WARMUP SE	C1 B2 32		1						G SEC1 B2 32		
/tb_channel/channel_m/channel_controller_m/next_state_SEC1_B2_32	WARMUP SE	IDLE SEC1 B2 32		MPLING WARMUP SE			1						G SEC1 B2 32		
/tb_channel/channel_m/channel_controller_m/state_SEC1_B3_32	WARMUP SE	IDLE SEC1 B3 32			VARMUP SEC1 B3	32	1								
/tb channel/channel m/channel controller m/next state SEC1 B3 32	WARMUP SE	IDLE SEC1 B3 32			VARMUP SEC1 B3		1								
/tb channel/channel m/channel controller m/state SEC2 B4 32	WARMUP SE	IDLE SEC2 B4 32			SAMPLING SE XV		SEC2 B4 32	2							
/tb_channel/channel_m/channel_controller_m/next_state_SEC2_B4_32	WARMUP SE	IDLE SEC2 B4 32			AMPLING SE IN							T		ويعديه	
/tb_channel/channel_m/channel_controller_m/state_SEC2_B5_32	SAMPLING S	IDLE SEC2 B5 32				AMPLIN		SEC2 B5 32							
/tb_channel/channel_m/channel_controller_m/next_state_SEC2_B5_32	SAMPLING S	IDLE SEC2 B5 32				AMPLIN		SEC2 B5 32							
/tb channel/channel m/channel controller m/state SEC3 B6 32		IDLE SEC3 B6 32						G S WARMUP S	EC3 B6 32						
/tb channel/channel m/channel controller m/next state SEC3 B6 32	IDLE SEC3 B	IDLE SEC3 B6 32						S WARMUP S							
/tb_channel/channel_m/channel_controller_m/state_SEC3_B7_32	IDLE SEC3 B	IDLE SEC3 B7 32					1		WARMUP SE	C3 B7 32					
/tb_channel/channel_m/channel_controller_m/next_state_SEC3_B7_32	IDLE SEC3 B	IDLE SEC3 B7 32					1	SAMPLI I							
🖃 🤣 lib channel/channel m/channel controller m/channel nointer memory	5'd0 5'd0 5'd0 5			00001	0 0 0 0 12 23 1 0	00112	001511	2 23 0 28 15				10	28 15 1 12 23 17	22	
	5'd0	0							10						
	5'd0	0						28						لككك	
	5'40	0					15								
	5/11	0			Ĭ1									ويصعدهم	
	5/112	0		Y I	12									الكالية	
	5/12/3	0		23											
a 🕂 🗸 👔 and a second s	5/117	0	17				1								
	5'd28	0	(28									22			
/tb_channel/channel_m/gray_decoder_m/decoded_data	12'd28	0						1 1 28 1 1 26 1 1	Y Y Y Y Y Y	Y Y Y Y Y Y Y Y Y		arritr	128 129 I	ar navararar	T T T T T T T T
🗉 🔩 /lb_channel/channel_m/gray_decoder_m/decoded_data	12'd28														
										+				ک ال	
/tb_channel/channel_m/channel_controller_m/state_SEC0_64	3'hx	x													
🛎 🗊 💿 👘 Nov	122455 ns	30500 ns	310	00 ns 3'	500 ns	320	000 ns	32500		33000 r	IS I	3	3500 ns	3400	lıııılı Dons
🔓 🎤 😔 Cursor :	30702.5 ns		02.5 ns	1280 ns		010		02000							
Cursor 2				120011		6 ns 31988	8.36 ns								
Gursor 3					5.0						33262	.5 ns			
Cursor 4	31982.5 ns					3198	2.5 ns								
						00100									

Front-end




Front-end



(3)

SiPMs



SiPMs: FBK, pitch of 25 µm, 3 x 3 mm, 2 arrays of 8 x 8 pixels.

SiPMs

- Background:
 - Radiation damage.
 - Background photons due to scintillation processes or fluorescent materials.
 - A signal can be directly induced in SiPM by high charge ions.
- By considering a **threshold** at 7 photon-electrons, the estimated **background rate** is ~1 kHz and it will rise up to 200 kHz.
- The estimated event rate is ~100 events per year.
- The estimated **total dose** is ~1 krad/year.
- The expected Dark Count Rate (DRC) is ~ 22 Mhz at the end of the mission (3 years).

Power

Block	Power	Area	N	Power _T	Area _T	
	(μW)	(μm^2)		(μW)	(μm^2)	
Cell	2.5	352.44	256	640	90224.64	
Section	2.5	96.48	8	20.0	771.84	
Section controller	31.36	839.88	4	125.44	3359.52	
Gray counter	42.4	376.20	1	42.4	376.20	
Gray decoder	2.86	357.48	1	2.86	357.48	
Channel controller	430	8083	1	430	8083	
Total				1260.7	103172.68	

- Digital block designed for the readout of a group composed by 8 channels (this circuit is not included in the table):
 - Digital readout controller: area 2896 µm², power 0.3495 mW
 - Serializer: area 896 µm², power 0.1464 mW.
 - Divided by 8: + ~0.06 mW per channel.