

Production of a demonstrator for the Silicon Electron Multiplier concept

*Victor Coco (CERN), Marius Mahlum Halvorsen (CERN, UiO),
Ivan Lopez Paz (IMB-CNM), Giulio Pellegrini (IMB-CNM),
Gemma Rius (IMB-CNM)*

2nd AIDAinnova conference, 25th April 2023

Motivation

- New HEP accelerator applications require increasing radiation hardness (cumulative dose per year)
 - From $5 \times 10^{15} n_{eq}/cm^2$ in ATLAS IBL lifetime to $10^{17} n_{eq}/cm^2$ in FCC-hh **per year**
- Inner trackers start requiring excellent time resolution
- High pile-up requires finer granularity



from the CERN Strategic R&D Programme on Technologies for Future Experiments [CERN-OPEN-2018-006]

[fineprint in CERN-OPEN-2018-006]	HL-LHC	SPS	FCC-ee	FCC-hh
Fluence [$n_{eq}/cm^2/y$]	5×10^{16}	10^{17}	10^{10}	10^{17}
Max Hit rate [$cm^{-2} s^{-1}$]	2-4G	8G	20M	20G
Material budget per layer [X_0]	0.1-2%	2%	0.3%	1%
Pixel size [μm^2] inner trackers	50x50	50x50	25x25	25x25
Temporal hit resolution [ps] inner trackers	~50	~40	-	~10

Challenge: pixelated detector with resolutions of down to 10 ps, able to survive high fluences

Motivation

- Monolithic sensors:
 - **PRO:** resolution (spatial & temporal), material budget
 - **CONS:** radiation hardness, data rate (but could be bonded to CMOS), temporal resolution
- 3D sensors :
 - **PRO:** radiation hardness, temporal resolution, spatial resolution
 - **CONS:** spatial resolution, fill factor, capacitance
- LGAD family:
 - **PRO:** temporal resolution
 - **CONS:** radiation hardness, spatial resolution (could be solved by AC-LGAD, Ti-LGAD or iLGAD)
- Internal gain without radiation damage sensitivity?




[Timespot; NIM A (2020) 1644911]

The Silicon Electron Multiplier concept


- Instead of relying on high doping concentration for charge multiplication (LGAD), adapt the **geometry of the device for high fields**
 - Multiplication mechanism not compromised by acceptor removal
- Electrons generated by ionisation in the bulk, multiplied in **amplification region** (high field from electrodes 1&2)
 - After charge multiplication, charge carriers induce signal on the readout electrodes
- Individual readout pillar width: ~2-4 μm
 - Possibility of small pitch/pixel size

Potential for small pixel size, multiplication not affected by radiation and 100% fill factor

→ **Promising for future colliders**



Planning towards demonstrator



Milestones



D1 Specification of design rules for buried electrodes with DRIE process



D2 Demonstrator performances description



D3 Roadmap document on the technology

Team

- **CERN**

- Victor Coco [coordination]
- Marius M. Halvorsen [PhD] until Oct 2023
- Federico De Benedetti [PhD] to start ~Feb 2023 [25% AIDAInnova]
- Vagelis Gkougkousis until Feb 2023 – Edgar Cid Lemos fellow to joined in 2023 [support]

- **CNM**





- Giulio Pellegrini [coordination]
- Ivan Lopez Paz [postdoc] started in July for 2 years 100% AIDAInnova
- Gemma Rius [researcher]
- + technical and executive support from the Clean Room staff (DRIE expert etc...)



Simulation

[NIM A 1041 \[2022\] 167325](#)

- Simulation demonstrates charge multiplication mechanism:
 - Carriers multiplication when electrons reach amplification region
 - Gains of up to x20 observed in simulation study (depending on geometry and applied bias)



Carrier multiplication to be verified in hardware

→ Physical realisation: **Production of demonstrator device**

$\Delta V \rightarrow$ field between the amplification electrode ($V_2 - V_1$)

$V_1 \rightarrow$ between upper and readout electrode

$V_{bias} = -30$ V (depleted bulk)

Demonstrator layout design

Matching simulation dimensions




- Pillar widths: 2, 3 and 4 μm
- Inter-electrode dielectric thickness: 1 μm

Strip design for proof-of-concept: demonstrate amplification mechanism

- Interconnected strips, shorted to readout contact
 - Allow for wirebonding for testing

2 amplification electrodes

Opening on back side for TCT tests




Design and processing definition

- Trenches
 - laser photolithography → trenches
 - Si etching depth ~8µm
- Electrode 1 deposition
 - surface treatment
 - ALD 50nm oxide, metal deposition, ALD 50nm oxide
 - Oxide deposition O(µm)
- Electrode 2 deposition

Challenges:


- Oxide layer can induce stress ⇒ limit the gap between electrodes 1 and 2
- Etching limited in width depending on patterning process used:
 - laser photolithography down to 2µm (design/layout flexibility, good for prototyping)
 - electron beam lithography (adjustment needed)






Photolithography tests

- **Pillar diameter / width test**
 - test with 3 and 6um wide trenches OK
 - optimisation of exposition and development parameters
 - probably possible to go to 2um
 - ⇒ limited by the laser resolution

Photolithography test (3um)




Photolithography test (6um)





Etching tests

- Thinner pillar width -> More charge multiplication
 - Currently limited by lithography
 - Trying to reduce distance across pillar base to reduce distance between electrode sides -> Inverted pyramid profile
- Over-etching in the first batch (25 um instead of 8 um)
 - Adjust recipe




Next steps

- Metallisation and oxide deposition tests (~1-2 months)
- Production (~end-of-year)





Expected of angled wall DRIE




Device simulation

- **Geometry adapted to the real production process**
- **Specific geometrical constraints**
 - width of the amplification pillar
 - gap between amplification electrodes
 - distance between pillar and electrodes
- **Study with TCAD simulation of geometry compatible with process**
 - IV used to check if amplification happens before breakdown (checked with transient sim.)
 - best for low width and high gap
 - width limited by lithography and gap limited by oxide deposition
 - retraction of the electrode from the pillar still allow amplification




Simulated IVs with different electrode retraction



	gap: 0.5 μm	gap: 1 μm	gap: 2 μm
width: 1 μm			
width: 2 μm			
width: 3 μm			
width: 4 μm			

Simulated IVs with different gaps





Alternative approach to SiEM

- **Study possible use of Metal assisted etching**
 - parallel project between CERN and PSI, based on AdEM 22 (2020) 2000258
 - very different process constraints (cheap, high aspect ratio, first electrode deposited while etching), but never used in active device
- **Testing the structures**
 - IV just after production with probe-station \Rightarrow pn junction conserved
 - bonding of test structures for IV in the lab
 - preparing setup for laser/ source test.



see M. Halvorsen @ RD50 41st workshop

IV measured under SEM after prod.


Single pillar





Strip



Strip structure bonded for testing



Pillar made with MacEtch process



Summary and outlook

- Electron Multiplier concept on Silicon Radiation allows charge multiplication not relying on high doping implantation
 - Mechanism depends on geometry only -> not sensitive of acceptor removal
- First processing tests being performed for the fabrication of demonstrator
 - RIE, laser lithography, oxide and metallisation
 - Exploring inverse pyramid profile to reduce pillar width (to overcome the limit on pillar width, limiting charge multiplication according to simulation)
- Simulation being updated to match CNM processes
 - Inter-electrode gap and pillar width, different dielectrics, etc
- Alternatives approaches to the SiEM geometry being studied by means of metal-assisted etching

Fabrication and
simulation interplay

The background of the slide is a solid blue color. On the left side, there is a faint, semi-transparent image of a hand holding a pen, positioned as if about to write on a document. The document has a grid of diamond-shaped patterns. The text 'Back-up' is written in a bold, white, sans-serif font on the left side of the slide.

Back-up

SENSOSCAN

Measure

Area: 254.64 x 190.90 μm^2

Sp =	21.688 μm
Sv =	14.417 μm
Smean =	-0.0935 nm
Sz =	36.105 μm
Sq =	12.765 μm
Sa =	11.713 μm

Profile

+ info >


Length: 190.90 μm

Pp =	20.754 μm
Pv =	14.002 μm
Pmean =	-2.0246 μm
Pz =	34.757 μm
Pq =	11.708 μm
Pa =	9.8436 μm




Cursor

angle =	76.31 °
y =	81.672 μm
z =	-7.1416 μm
dy =	6.6400 μm
dz =	27.251 μm
SH	h = ?



SKEW
Y
X
DUAL





Calculations

	dL μm	dz μm	a °	h nm
1	6.6400	27.251	76.306	
2				
3				
4				
5				
Avg	6.6400	27.251	76.306	
Std	0.0000	0.0000	0.0000	

CLEAR




EXPORT

System Ready



Electric Field and leakage current

- **The bulk can be depleted**
 - low leakage current
- **High field region can be achieved**
 - between 200 and 300kV/cm
 - field in dielectric < 3MV/cm






Design rule determination

Activity [1] @ CNM

- **Structures with various:**
 - pillar width (1-5 μ m)
 - inter-pillar distances (2 to 5x pillar width)
 - depth (6-10 μ m)
 - guard between elect. and pillar (0.25 to 1 μ m)
 - inter-electrode distances
 - various DRIE parameters
- **Process simulation**
- **Tuning to CNM device parameters**
- **Production of the structures**
- **Characterisation of the topologies**

Question
Tech. 1

1 μ m pillar OK but large structure of 1 μ m pillar will require dedicated dev. (beyond this project)



Technology demonstrator design, production and characterisation [2,3,4]

- **Design and optimisation of a demonstrator @ CERN**

- ~200 x 200 μm active region
- to be readout by discrete electronics
- Optimisation of the geometry, including design rules

TCAD Tools in place already, Garfield++ simulation for MIP response on-going

- **Production of a demonstrator @CNM**




- mask design
- structure production

Process prototyping done during activity [1]

- **Characterisation of the demonstrator @CERN**

- IV, CV, CCE and time resolution measurements with Sr90 source
- irradiation @ IRRAD (10^{14} , 10^{15} , $10^{16}n_{\text{eq}}/\text{cm}^2$)
- post-irradiation characterisation

Characterisation suite from CERN EP R&D WP1.1




Technology investigation and roadmap document [5,6]


- **Different sensor geometry**
 - single electrode
 - stack of electrodes
- **Different bulk material (SiC, Diamond,...)**
 - higher radiation hardness, lower charges from ionisation
 - could be compensated by achieving gain
- **Different process**
 - MacEtch: less production ready but simple and different constraints (parallel project with PSI)
 - Wafer bonding: more complex but different constraints
- **Hardware implementation are beyond the scope of this project**

Question Tech. 3

Question Tech. 6



[L. Romano *et al*; AdEM 22 (2020)]



Roadmap document to prepare the next R&D steps and other applications