2007 TWEPP – Prague – September 3-7, 2007

SPIROC (SiPM Integrated Read-Out Chip) : Dedicated very front-end electronics for an ILC prototype hadronic calorimeter with SiPM read-out.



F. Dulucq, M. Bouchel, C. De La Taille, J. Fleury, G. Martin-Chassard, L. Raux,

LAL, IN2P3-CNRS, Université Paris-Sud, Bat. 200, 91400 Orsay Cedex, France

www.in2p3.fr/actions/electronique/microelectronique.htm raux@lal.in2p3.fr







LAL (Laboratoire de l'accélérateur linéaire) is a physics laboratory in Orsay (France), 20 km away from Paris. 350 people including around 100 physicists work on many experiments in cosmology, high energy particle physics and accelerator. Several technology groups such as the mechanics or the electronics group work on applications to achieve physicists expectations.

The LAL electronics group (50 people) is divided in 3 units : digital design unit, analog design unit, and automated equipment design unit. Teams are involved in many large physics experiments such as Atlas, Planck, Auger and FLC. The group can work on project from the manufacturing standard to the production and ensure maintenance.

Orsay Micro-Electronics Group Associated

The analog team has acquired a sharp knowledge in full-custom analog ASIC design. Its specialization is focused on low-noise high-speed front-end chip and on high-precision calibration devices. Its know-how is evolving to system-on-chip designs that embed front-end electronic, auto-trigger system, calibration devices and digital converters.

IN2P3 (Nuclear and particle physics French institute) has recently asked for a rationalization of engineering resources in microelectronics and is building competence poles. Omega is the pilot structure. 10 engineers are currently in the Omega team, ensuring the R&D of several complex chips per year to serve particle physics.



Introduction

The SPIROC chip is a dedicated very front-end electronics for an ILC prototype hadronic calorimeter with SiPM readout. This ASIC is due to equip a 10,000-channel demonstrator in 2009.

SPIROC is an evolution of FLC_SiPM used for the ILC AHCAL physics prototype.

SPIROC was submitted in June 2007 and will be tested in September 2007. It embeds cutting edge features that fulfil ILC final detector requirements. It has been realized in 0.35m SiGe technology. It has been developed to match the requirements of large dynamic range, low noise, low consumption, high precision and large number of readout channels needed.

SPIROC is an auto-triggered, bi-gain, 36-channel ASIC which allows to measure on each channel the charge from one photoelectron to 2000 and the time with a 100ps accurate TDC. An analog memory array with a depth of 16 for each channel is used to store the time information and the charge measurement. A 12-bit Wilkinson ADC has been embedded to digitize the analog memory content (time and charge on 2 gains). The data are then stored in a 4kbytes RAM. A very complex digital part has been integrated to manage all theses features and to transfer the data to the DAQ.









AHCAL integrated layer design

The CALICE collaboration has designed an analogue HCAL prototype using Scintillating fibers read out by SiPM detectors. That 8000-channel physics prototype is currently in test beam at CERN. The read-out of that detector is ensured by an analogue front-end chip called FLC_SIPM.







One channel design

Each channel includes an input DAC which allows to adjust the SiPM high voltage on 5V and consequently the detector gain. Two variable preamplifiers allow to obtain the requested dynamic range (from 1 to 2000 photoelectrons) with a level of noise of 0.1pe.

Then, these charge preamplifiers are followed by two variable slow shapers and two 16-deep Switched Capacitor Array (SCA) in which the analogue voltage will be stored.

A voltage 300ns ramp gives the analogue time measurement. The time is stored in a 16-deep SCA when a trigger occurs. It is digitized on 12 bits with a resolution less than 1ns.

In parallel, trigger outputs are obtained via fast channels made of a fast shaper followed by a discriminator. The discriminator output feeds the digital part which manages the SCA.





SPIROC running mode

The system on chip has been designed to match the ILC beam structure. The valid data are stored in each front-end chip during the beam train.

Then, the data are converted into digital data before being stored in

RAM Mapping

During the conversion mode, the analogue data are converted into digital. Then, the data are stored in SRAM by following the mapping :

	/	0	0	G	Η	Charge measure Chn 35 (12 bit)	1168
36	1					I	

Analogue simulations

An analogue simulation of a whole analogue channel is shown in the next figure :



A 5V rail-to-rail 8-bit Digital-to-Analog Converter, integrated on each of the 36 input lines of the ASIC, allows individual adjustment of the SiPM bias voltage for each channel.







The management of all the different steps of normal working (acquisition, A/D measure and read-out) need a very complex digital part which was integrated in the ASIC. (See poster from Frédéric Dulucq).



The readout is based on a daisy chain mechanism initiated by the DAQ. One data line activated sequentially is used to readout all the ASIC on the SLAB



Ludovic Raux – 2007 TWEPP – Prague – September 3-7, 2007