

# Low Power Front End for the Optical Module of a Neutrino Underwater Telescope

D. Lo Presti <sup>a,b</sup>, N. Randazzo <sup>a</sup>, L. Caponetto <sup>a</sup>, F. Giorgi <sup>c,d</sup>, A. Gabrielli <sup>c,d</sup>

On behalf of the NEMO collaboration

<sup>a</sup> Istituto Nazionale di Fisica Nucleare, Sezione di Catania, Italy

<sup>b</sup> Università degli studi di Catania – Dipartimento di Fisica, Catania, Italy

<sup>c</sup> Università degli studi di Bologna – Dipartimento di Fisica, Bologna, Italy

<sup>d</sup> Istituto Nazionale di Fisica Nucleare, Sezione di Bologna, Italy

[domenico.lopresti@ct.infn.it](mailto:domenico.lopresti@ct.infn.it)

## Abstract

A proposal for a new system to capture signals in the Optical Module (OM) of an underwater neutrino telescope is described. It concentrates on the problem of power consumption and the time precision. In particular, a solution for the interface between the photomultiplier (PMT) and the front-end electronics is presented.

## I. INTRODUCTION

An Underwater Neutrino Telescope uses large area PMTs inside OMs to detect the Cherenkov light from the muons generated by neutrinos in the seawater. The PMTs are put in a 17" glass sphere capable to stand at more than 350 Atm external pressures. The signals at the output of PMTs must be suitably coded and sent on-shore. The OM contains the PMT and its power supply board, the front-end electronics, the data pack and transfer electronics, the slow control interface and a set of environmental sensors.

The work described in this paper is aimed at the development of the low-power front-end for the Optical Modules (OM) of the NEMO submarine neutrino detector [2,3,4,7]. A mini-tower equipped with 16 OMs (NEMO-Phase1 MiniTower) has been successfully deployed in December 2006 in front of the Catania harbour as a first prototype. It uses the front-end electronics described in [1]. The technological solutions adopted for the NEMO MiniTower provide results well in agreement with expectations. In the meantime, we have proceeded in our development of a solution which can fulfil all requirements of a km<sup>3</sup>-scale detector, in particular for what concerns power consumption, PMTs aging and signal dynamics.

Our work is based on the design of an Application Specific Integrated Circuit (ASIC) for the development of the Trigger, the PMT signal classification and fast sampling of the PMT signal, which is performed according to the signal classification. Moreover, commercial ADCs and a Field Programmable Gate Array (FPGA), provide digital encoding, data packing and then data transfer towards the shore station for acquisition.

A board containing the PMT interface electronics, the ASIC, the ADC and the FPGA constitutes the OM front-end. By means of the FPGA, this board receives the slow control and transmits the measurements of environmental parameters such as temperature, humidity etc., together with the data.

The final version of the chip, named LIRA05[5], has been tested and the single blocks, constituting its architecture, that is, the analog memory, the trigger and single photon classifier and the clock frequency multiplier, have been characterised. The board to test the whole front-end together with the PMT is being prepared.

## II. THE OM FRONT-END

The design of the front-end board and of the chip, in particular, are based on parameters and specifications that in some cases are not yet definitive, for the performance of the whole detector.

We have used the most recent data coming from simulations of high energy neutrino events produced in a submarine detector in order to define the specifications of the front-end electronics that optimise the detector performance. These simulations describe the signals collected by each PMT in the apparatus in response to particle events, taking into account the optical background due to the decay of <sup>40</sup>K, the optical properties of the sea water, the orientation and position of the PMTs.

As a result of this study, a new architecture has been defined for the system that performs the sampling.

This new integrated device, called Smart Auto-triggering Sampler (SAS), will consist of functional blocks very similar to those already designed and successfully tested. This choice will allow us to introduce the performance of each block into the simulations of the whole front-end making their results more significant and realistic [5]. The block diagram of the front-end under design is shown in Figure 1.

One fundamental part is the interface PMT-board. This interface has to allow the de-coupling, amplification, filtering and delay of the signals, with low power dissipation and with the maximum design reliability and compactness.






Figure 2: Schematic view of the PMT interface

The PMT interface has been designed and tested with the NEMO selected PMT in a dark box using a laser to produce light. The typical signals of the three channels in the presence of a signal of single pe, with a PMT gain of  $5 \cdot 10^7$ , are shown in Figure 3.




Figure 3: The output signals of the PMT interface board corresponding to a single p.e. input signal.

In Figure 4 the three channels in presence of a signal of PMT of 27 p.e. are shown. There it is shown how the first channel is saturated and the second presents an exact replica of the PMT signal attenuated of a factor of 8 while in Figure 5 the output of the board corresponding to 81 p.e. are shown. In Figure 6 all the three channel are saturated at about 400pe.




Figure 4: The output signals of the PMT interface board corresponding to the 27 p.e. input signal.




Figure 5: The output signals of the PMT interface board corresponding to the 81 p.e. input signal.




Figure 6: The saturated output signals of the PMT interface board corresponding to the 400 p.e. input signal.

Finally in Figure 7 the output signal of the integrator corresponding to 64 p.e. is shown.

The single photoelectron signal amplitude is about 570 mV and we want to have a voltage dynamic range of 1 V corresponding to 8 p.e.. So the gain of the PMT must be lowered by a factor of about 5 which means  $1 \cdot 10^7$ , with the effect of reducing the PMT ageing. [8,9]

The rise time of the signals is of about 9 ns as a result of the filtering of the signal. This will avoid aliasing effect in the 200 MHz sampling performed by the analog memories.




Figure 7: The output signal of the integrator channel corresponding to about 64 p.e. input signal.

The values of gain of the three output channels are easily settable by adjusting the resistor ladder at the input. The power consumption of the PMT interface board is of 8 mA at 3.3 V. The board could also work very well with power supply as low as 2.7 V.

The PMT interface board will, in the meantime, be tested together with the previous version of the front-end.

The DAQ (Data Acquisition) board designed by Bologna University collaborators [6], containing the last version of the LIRA chip, the FPGA, with the function of Control Unit e Data Packing and Transfer Unit, is shown in Figure 8.

The LIRA chip contains two analog memories, 3 channels 256 cells, working in buffer mode, the PLL, and the T&SPC.

This board is under test and is thought to be compliant with the actual Optical Module interconnections and functions.




Figure 8: Data acquisition board with the ASIC chip and the FPGA

## V. CONCLUSION

A proposal for a system to capture signals in the Optical Module of an underwater neutrino telescope has been described, with focus on power consumption considerations. All considerations regarding the signals and their acquisition are made starting from the most general hypothesis possible, so that they will be valid for any underwater Cherenkov neutrino telescope.

The development of the PMT interface board to meet the specifications of power dissipation, filtering properties, anodic load and required gain establishes the basis for the definitive design of the SAS chip. As soon as the chip will be available, the whole front-end will be tested together with the PMT.

## VI. REFERENCES

- [1] F.Ameli, M.Bonori, C.A.Nicolau. A 200 MHz FPGA-based PMT Acquisition electronics for Nemo experiment. *Proceeding of VLN\_T Workshop, 231-234, Nikhef, Amsterdam 2003*
- [2] Nemo website, [nemoweb.lns.infn.it](http://nemoweb.lns.infn.it)
- [3] L. Caponetto, D. Lo Presti, G.V. Russo, N. Randazzo et al., Design study of a low power, low noise front-end for multianode silicon drift detectors., *Nuclear Instruments and Methods in Physics Research A*, v. 552, iss. 3, pp. 489-512, 2005
- [4] D. Lo Presti, G. V. Russo, L. Caponetto, N. Randazzo, et al., A VLSI Full Custom ASIC Front End for the Optical Module of the NEMO Underwater Neutrino Detector, *IEEE Transactions on Nuclear Science*, Vol. 53, No. 3 (June, 2006) issue.
- [5] D. Lo Presti, *Low Power Electronics for a Submarine Neutrinos Detector*, *Nuclear Physics B – Proceedings Supplements Volume: 87, Issue: 1-3, June, 2000, pp. 523-524.*
- [6] Private communications from Prof. Gandolfi and F. Giorgi from University of Bologna.
- [7] E. Migneco et al., Status of NEMO, *Proc. Second Int. Workshop on large neutrino telescopes*, *Nucl. Instr. Meth. A567 (2006) 444.*
- [8] J. Nissila, K. Rytola, K. Saarinen, P. Hautajarvi, Successful implementation of fast preamplifiers in a positron lifetime spectrometer, *Nucl. Instr. Meth. In Phys. Res. A 481 (2002) 548-555.*
- [9] Philips, *Photomultiplier tubes: principles & applications*, pp 4-32 -39.