FAIR Facility for Antiproton and Ion Research

Test Results on the n-XYTER, a self triggered, sparcifying readout ASIC

Christian J. Schmidt et al., GSI Darmstadt

nmi







### **n-XYTER: DETNI Neutron Detector Readout ASIC**

### Neutron - X, Y, Time and Energy ... Readout

128+1 asynchronous analogue inputs

> at 32 MHz total average input rate

AMS CMOS 0.35µ with thick metal four

n-XYTER was developed for neutron applications within EU FP-6 NMI3



8 LVDS output lines at 4 x 32MHz:

time stamp, channel no. + 1 differential, analogue output

250 dies shared between DETNI and CBM collaboration

### n-XYTER: Novel FE-Chip Architecture Cast in Silicon

Architectural Solution for FAIR CBM and PANDA. Starting point towards the development of the dedicated XYTER frontend ASIC for several FAIR applications.

detector readout ASIC for high-density and high statistical rate time and amplitude measurement

- 128 channels @ 50.7 µ pitch
- freely running,
  self triggered autonomous hit detection
- 850 (1000) ENC at 30 pF
- dynamic range for 6 MIPs (300µ Si)
- positive and negative signals



- Per channel analogue energy and digital time stamp FIFO (1ns resolution)
- De-randomizing, sparsifying Token Ring readout at 32 MHz
  Cmi3

### **Channel layout overview, Clock Domains and Power**



### Data Driven Front-End: Asynchronous Channel Trigger

#### detection of statistical, poisson distributed signals



4-level fifo guarantees data loss < 4 % when read-out through token ring



The DETNI ASIC 1.0, a front-end evaluation chip in AMS  $0.35\mu$ 

## **Analogue Signal Sequence (Test Channel)**



### **Tests on n-XYTER**

![](_page_6_Picture_1.jpeg)

- 64/128 chan.
  connected
- ▶ I<sup>2</sup>C-Interface
- Test points accessible
- All functional tests possible
- Analogue evaluation possible

One additional analogue test channel available for direct access of slow and fast shaper outputs... with output buffer would have been even more useful

### **Slow Control: 8Bit Registers accessible by I<sup>2</sup>C**

- 16 mask registers with a mask bit for every channel
- 14 front-end adjustment registers for setting voltages and bias currents in the analogue part of the chip
- 2 configuration/status registers
- 2 diagnostic counters: token lost and fifo-overflow
- 2 test-delay registers (very useful for id. of pickup-paths etc.)
- 1 shift register 129 bytes deep for
  - Iocal channel threshold trimming (bit 0 to 4) and
  - individual selectable analogue channel shutdown (bit 5)
- 3 delay registers for LSB time-stamp generation and tuning

### Analogue Pulses, Peaking Time, Front-End Noise

![](_page_8_Figure_1.jpeg)

pre-amp and shaper power consumption: 12.8 mW per channel; OK for neutrons!

### **Analogue Setup Registers Tested**

![](_page_9_Figure_1.jpeg)

### **Analogue Setup Registers Analyzed and Mapped-out**

![](_page_10_Figure_1.jpeg)

### **Slow Shaper Output, the Energy Channel**

![](_page_11_Figure_1.jpeg)

TWEPP 2007, Prague Sept. 3. – 7.

## **Experimental Built-in Safety-Belts with First Submission**

### **Testability and Diagnostics**

- Individual analogue test channel
- Built in test pulse generator
- Programmable mask for every channel
- Programmable, forced trigger of PDH for every channel (check signal pedestal)
- Programmable dead time
- Diagnostic counters for pile-up and token statistics

#### **Backup Previsions / Safety**

- Every individual channel may be shut off
- Clock signals derived on chip may be fed in separately
- Time stamp clock may be reduced without change of readout clock
- Override of on chip band-gap reference foreseen
- Various parts may be shut off
- In addition to global threshold,
  5 bit programmable local threshold

## **Token Ring Readout Process**

![](_page_13_Figure_1.jpeg)

# **Token Ring Architectural Pros/Cons**

- High Efficiency
  - Empty channels automatically skipped in readout process
  - Built-in fair distribution of readout bandwidth, automatic bandwidth focussing
- Built-in De-Randomization: 100% bandwidth used on data
- Error Robustness
  - Any problematic channel (e.g. continuously firering) will divert and occupy a maximum of 1/n<sup>th</sup> of the bandwidth.
  - Built-in, non-perfect readout probability avoids unrecoverable logic deadlock: Problematic situations like any kind of pile-up, logic hang-ups or glitch cause mere deadtime but the "show will go on".

But: Data needs to be tagged with a time-stamp Data needs to be resorted and re-bunched after readout

TWEPP 2007, Prague Sept. 3. – 7.

### **Digital output of the n-XYTER**

![](_page_15_Figure_1.jpeg)

	7	6	5 - 5	4	3	2	1	0
0	$DV^1$	<b>TS13</b>	TS12	TS11	<b>TS10</b>	TS9	TS8	TS7
1	0	TS6	TS5	TS4	TS3	TS2	TS1	TS0
2	0	ID6	ID5	ID4	ID3	ID2	ID1	ID0
3	0	0	0	0	0	PileUp	OverF	Parity

## **Token Ring Readout, Data Transmission**

![](_page_16_Figure_1.jpeg)

![](_page_16_Figure_2.jpeg)

<b>Four Data</b>	Elements	<b>Transmitted</b>	Ch 1,	8, 30,	82
------------------	----------	--------------------	-------	--------	----

	7	6	5 - 5	4	3	2	1	0
0	DV1	TS13	TS12	TS11	<b>TS10</b>	TS9	TS8	TS7
1	0	TS6	TS5	TS4	TS3	TS2	TS1	TS0
2	0	ID6	ID5	ID4	ID3	ID2	ID1	ID0
3	0	0	0	0	0	PileUp	OverF	Parity

TS grey coded Ch# grey coded

data transfer tested at 35 MHz, will also work at 128 MHz

TWEPP 2007, Prague Sept. 3. – 7.

### **Analogue Differential Output, the Energy Channel**

![](_page_17_Figure_1.jpeg)

TWEPP 2007, Prague Sept. 3. – 7.

### **Power Consumption**

- preamplifierfast shaper2.5mW
- slow shaper stage 1 1.7 mW
- slow shaper stage 2 2.5 mW
- discriminator 2.1 mW
- peak detector and hold 2.7 mW
- analogue FIFO 2.3 mW

![](_page_18_Picture_7.jpeg)

overall we find about 21 mW/channel

## Some Inter-Channel Pick-Up, Ongoing Detective Work

![](_page_19_Figure_1.jpeg)

Save Waveform

Save

creen Image

Assign Save to

Image

Recall

Setup

Recall

Waveform

Save

Setup

File Utilities

24 Aug 200

- No dependence upon no. of bond wires, power or gnd
- May be worsened with discriminator settings (TWC)
- So far the effect could not be simulated! TWEPP 2

### **Some In-Channel Discriminator Feedback Detected**

![](_page_20_Figure_1.jpeg)

...upon removal of discriminator-power decouppling

These issues are particularly important with the self triggered architecture! They will be addressed even more in the next engineering run.

### Investigating Individual Channels, Triggerefficiency

![](_page_21_Figure_1.jpeg)

### **Trigger efficiency tested for all channels**

![](_page_22_Figure_1.jpeg)

# **Summary of Testing Status, Further Steps**

- Chip is fully functional: front-end, time-stamping, data transfer, slow control, test features, analogue and digital FIFOs, analogue output
- No severe flaws surfaced !

Further testing:

- Connect to silicon strips, and see real signals
- Test of performance at higher clock frequencies (go from 50 MHz to 256MHz)
- System investigation: Homogeneity of the chip
- Outlook:

Preparation of engineering run started (H. K. Soltveit, Heidelberg).

- Submission envisioned early 2008. Cost for the bag of chips: ~100 kEuro
- Additional minor modifications for this engineering run:
  - cut on power where easily possible
  - expand dynamic range from 20 fC (6 MIPs) to 40 or 50fC.
  - address system issues for homogeneity and temp. co.
  - reduce in-channel spurious feedback

![](_page_23_Picture_15.jpeg)

### Near to mid term future – go prototyping

Generic n-XYTER architecture finds broad applications within FAIR: Silicon Strips, High Rate GEM TPC as well as large area gas detectors

Dedicated FAIR XYTER development initiated: work out specifications for FAIR Applications

- Front-end S/N and bandwidth  $\rightarrow$  power needs
- Radiation hardness
- Analogue pulse height resolution and dynamics
- Integration of modern, low power ADC on chip  $\rightarrow$  pure digital interface

Meanwhile: n – XYTER will serve as the prototype for a data driven, self triggered readout ASIC in FAIR detector prototyping

- CBM STS prototype integration with readout electronics,... module prototyping
- Daq chain development
- Employment in a PANDA GEM TPC prototype (need 1000 chips).
- Prototype beam tests

# **Modelling FIFO Occupancy**

![](_page_25_Figure_1.jpeg)

FIFO can virtually be filled with up to 2\*n events with no data loss since n elements are read while data comes in.

### **Time Stamp Clock is Operative!**

![](_page_26_Figure_1.jpeg)

### **n-XYTER Front-End Topology**

![](_page_27_Figure_1.jpeg)