Contribution ID: 39

## A complete set of firmware for the TileCal Read-Out Driver.

Thursday, 6 September 2007 16:45 (0 minutes)

TileCal is the hadronic tile calorimeter of the ATLAS experiment at LHC/CERN. The Read-Out Driver (ROD) is the main component of the TileCal back-end electronics. The ROD is a VME 64x 9u board with multiple programmable devices which requires a complete set of firmware. This paper describes the firmware and functionalities of all these programmable devices, especially the DSP Processing Units daughterboards where the data processing takes place. Finally, some results obtained during the TileCal commissioning phase are presented.

## Summary

TileCal is the hadronic tile calorimeter of the ATLAS experiment at LHC/CERN. The central element of the back-end system of the TileCal detector is the Read-Out Driver (ROD). The TileCal ROD motherboard based on a common design for ATLAS calorimeters and it includes multiple programmable devices and two Processing Units daughterboards. These devices are programmed with a complete set of firmware code which is, in some cases, also common for both ATLAS calorimeters RODs. Both, the common and the TileCal specific firmware are described in this paper emphasizing on the Processing Units reconstruction algorithms.

The input data coming from front-end is received in the ROD through 8 Optical Receivers and transmitted to 4 Field Programmable Gate Arrays (FPGAs) (called StagingFPGAs). The StagingFPGA is the ROD input data distributor and transmits the received data to the Processing Units daughterboards. Two InputFPGAs receive, check and transmit the data in the PU towards two Digital Signal Processors (DSPs). The DSPs are the main component of the ROD since they are responsible for data reconstruction in real time at the ATLAS first level trigger rate. Besides, the DSP code also includes Timing, Trigger and Control (TTC) synchronization, Muon Tagging and Missing Et algorithms, histogramming, and real time behaviour information. In addition, the Output FPGA implements the interface between the PU and the VME bus and TTC system. The DSPs process and send the data to the ROD motherboard Output Controller FPGA (OC\_FPGA). Finally, the OC\_FPGA is the output data distributor and is responsible of data transmission to the Read-Out System (ROS) through the Transition Module (TM).

Two more FPGAs provide the interface with the VME bus (VME\_FPGA) and with the TTC system (TTC\_FPGA). Besides, some extra functionalities and recent firmware upgrades are also presented in this paper. Finally, some results obtained during the TileCal commissioning phase are also presented. During this phase the basic firmware and the recent upgrades are being tested as well as the DSP reconstruction algorithms.

Primary author: Mr VALERO BIOT, Alberto (Instituto de Fisica Corpuscular (IFIC) UV-CSIC)

**Co-authors:** Dr FERRER, Antonio (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Ms RUIZ-MARTINEZ, Arantxa (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Ms SALVACHUA, Belen (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Mr SOLANS, Carlos (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Mr CUENCA, Cristobal (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Dr HIGÓN, Emilio (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Dr SANCHIS, Enrique (Depto. Ingeniería Electronica - Universidad de Valencia); Mr FULLANA, Esteban (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Dr ABDALLAH, Jalal (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Mr POVEDA, Joaquin (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Dr TORRES, Jose (Depto. Ingeniería Electronica - Universidad de Valencia); Dr VALLS, Juan Antonio (Instituto de Fisica Corpuscular (IFIC) UV-CSIC); Dr GONZÁLEZ, Vicente (Depto. Ingeniería Electronica - Universidad de Valencia); Dr CASTILLO, Victoria (Instituto de Fisica Corpuscular (IFIC) UV-CSIC)

Presenter: Mr VALERO BIOT, Alberto (Instituto de Fisica Corpuscular (IFIC) UV-CSIC)

Session Classification: Poster session