




# Commissioning of the Jet/Energy-sum and Cluster Processors for the ATLAS Level-1 Calorimeter Trigger System



## ATLAS Level-1 Calorimeter Trigger Collaboration

R. Achenbach<sup>1</sup>, P. Adragna<sup>2</sup>, V. Andrei<sup>1</sup>, B.M. Barnett<sup>3</sup>, B. Bauss<sup>4</sup>,  
M. Bendel<sup>4</sup>, C. Boehm<sup>5</sup>, J.R.A. Booth<sup>6</sup>, I.P. Brawn<sup>3</sup>, D.G. Charlton<sup>6</sup>,  
N.J. Collins<sup>6</sup>, C.J. Curtis<sup>6</sup>, A.O. Davis<sup>3</sup>, E. Eisenhandler<sup>2</sup>,  
P.J.W. Faulkner<sup>6</sup>, J. Fleckner<sup>4</sup>, F. Föhlisch<sup>1</sup>, C.N.P. Gee<sup>3</sup>, C. Geweniger<sup>1</sup>,  
A.R. Gillman<sup>3</sup>, P. Hanke<sup>1</sup>, S. Hellman<sup>5</sup>, A. Hidvégi<sup>5</sup>, S.J. Hillier<sup>6</sup>,  
M. Johansen<sup>5</sup>, E.-E. Kluge<sup>1</sup>, M. Landon<sup>2</sup>, V. Lendermann<sup>1</sup>, J.N. Lilley<sup>6</sup>,  
K. Mahboubi<sup>1</sup>, G. Mahout<sup>6</sup>, K. Meier<sup>1</sup>, A. Neusiedl<sup>4</sup>, V.J.O. Perera<sup>3</sup>,  
D.P.F. Prieur<sup>3</sup>, W. Qian<sup>3</sup>, S. Rieke<sup>4</sup>, F. Rühr<sup>1</sup>, D.P.C. Sankey<sup>3</sup>,  
U. Schäfer<sup>4</sup>, K. Schmitt<sup>1</sup>, H.-C. Schultz-Coulon<sup>1</sup>, S. Silverstein<sup>5</sup>,  
R.J. Staley<sup>6</sup>, R. Stamen<sup>1</sup>, S. Tapprogge<sup>4</sup>, J.P. Thomas<sup>6</sup>, T. Trefzger<sup>4</sup>,  
P.M. Watkins<sup>6</sup>, A. Watson<sup>6</sup>, P. Weber<sup>1</sup>, E.-E. Woehrling<sup>6</sup>

<sup>1</sup>Kirchhoff-Institut für Physik, University of Heidelberg, Heidelberg, Germany


<sup>2</sup>Physics Department, Queen Mary, University of London, London, UK

<sup>3</sup>STFC Rutherford Appleton Laboratory, Oxon, UK

<sup>4</sup>Institut für Physik, University of Mainz, Mainz, Germany


<sup>5</sup>Fysikum, Stockholm University, Stockholm, Sweden

<sup>6</sup>School of Physics and Astronomy, University of Birmingham, Birmingham, UK






## Commissioning Experience with the ATLAS Level-1 Calorimeter Trigger System




- Trigger Architecture
  - Algorithm
  - I/O
- Commissioning and Integration
  - Installation
  - Problems
  - Integration into ATLAS Data Acquisition
  - M4 commissioning run (cosmic ray) results
- Lessons Learnt



# Level-1 triggering in ATLAS




- o Three-stage triggering system
  - o Level-1: custom-built hardware, fixed latency - target rate 75 kHz
  - o Level-2: mostly software, RoI-based selection - target rate 1000 Hz
  - o Event Filter: software, full detector - target rate 200 Hz
- o All data buffered at bunch-crossing rate of 40 MHz for 2.5  $\mu$ s
- o Level-1 has three sub-systems:
  - o Calorimeter Trigger
  - o Muon Trigger
  - o Central Trigger (CTP)





# Calorimeter Trigger Architecture




## Features:

Real-time Path: Fixed Latency ( $\sim 1\mu\text{s}$ )

Many processing stages

Massive parallelism

Heavily FPGA based



Five Main Types of Custom 9U Modules

PPM

CPM


JEM

CMM

ROD




# Physics Algorithm




- Processor input is a matrix of tower energies
- Physics algorithms use 4x4 grid
- To process each location, an outer environment is required
- Algorithm windows overlap and slide by 1 trigger tower in both coordinates.

## Electron/photon Algorithm






# Trigger-Tower mapping to Processor Modules



- Physics algorithms use 4x4 grid
  - 2-D / 2.5-D pattern recognition
  - Applied throughout full input matrix
  - Windows overlap in both coordinates (eta and phi)
- To process each location, an outer 'environment' is required
- Each processor (module, crate) has a core of towers processed with 'environment' achieved by duplication (fanout) of data.




jet/energy-sum module (4x8) 32:45


e/gamma/tau cluster module (4x16) 64:69



# Solution and implications




- Preprocessor feeds high-bandwidth serial links to:
- Parallel Processor
  - Four 9U VME crates (Quadrants) for  $e/\gamma/\tau$  trigger
  - Two 9U VME crates for jet/energy-sum trigger
- Necessary fanout performed via:
  - Digital cables to processors
    - Quadrant boundary (fanout in  $\phi$ )
  - Custom backplane in processor crate
    - In other dimension (fanout in  $\eta$ )





# Processor Module Design





- o Many FPGAs
- o High connectivity
  - o Internal
  - o External (via backplane)
- o High speed signals
  - o Controlled impedance tracks

**Merging Stage**  
1-2 FPGA

**Processing Stage**  
1-8 FPGA

**Input Stage**  
1-20 FPGA

Readout output  
800 Mbit/s




**High Density  
Backplane  
Connector  
(~1150 pins)**

**Signal Speeds up to:  
400 Mbit/s differential  
160 Mbit/s single ended**






## A real example: the Cluster Processing Module




- Backplane Connector i/o
  - Input: ~58 Gbit/s
  - Output: ~28 Gbit/s
- Input Stage:
  - 20 FPGAs
- Processing Stage:
  - 8 FPGAs
- Merging Stage:
  - 2 FPGAs
- **Modules in system: 56**






## Another real module: the Jet / Energy-sum Module




- Backplane Connector i/o
  - Input: ~ 45 Gbit/s
  - Output: ~ 15 Gbit/s
- Input Stage:
  - 4 FPGAs
- Processing + Merging Stage:
  - 1 FPGA Jet
  - 1 FPGA Sum
- **Modules in system: 32**






# Module Production Tests




## Pre-installation testing:

- Manufacturing checks
  - Visual checks
  - JTAG / BS
- Comprehensive tests at Home Institutes
  - Modules tested within subsystems
  - Complete crates built





# Installation in USA15



e/gamma/tau Trigger

Jet/Energy -sum trigger





○ 3/4 Crates commissioned



○ 2/2 Crates commissioned  
( 1 crate holds 2 Quadrants )




# Crate Power Supplies



Large phase shift ( $120^\circ$ ) in power feed circuit due to cable inductance and module decoupling capacitance

At certain frequencies PSU sense input sees feedback as positive  
→ **OSCILLATIONS**




3.3 V  $\pm$  100mV

40 A  $\pm$  20 A



# Crate Power Supplies




## Solutions to prevent Oscillation:



- Modify modules to reduce load capacitance
- Tie power-ground cables pairs together to reduce loop inductance
- Change to local sensing rather than remote
- Use extra-thick power cable - IR drop < 100mV
- PSU manufacturer investigating control circuit



## Backplane Problems and Status




- Dense, high bandwidth backplane
  - About 1,150 pins per slot
  - About 22,000 pins in all
- After production, pin problems at  $\sim 0.01\%$  level
  - ie about 1-2 errors per backplane!
- Pins bent during insertion of connectors into PCB
- Successfully replaced all bad connectors






# Backplane Problems




- 1 pin damaged during module insertion.
  - Very high insertion force ( estimated 370 N )
  - Module guide pegs reduce risk.
- Tools for replacing individual pins ( Harting & AMP/Tyco )
  - Backplane has to be removed in most cases







## Installation Reality Check: Digital Cabling into Processor Crates



1368 individual LVDS signals into  
one JEP crate

Input data bandwidth = 547 Gbit/s



Observed anti-static precautions  
to avoid damaging electronics  
(Cable discharge events)

Status -Have tested 1/3 of cables


- No 'Swaps'
- 1 possible fault



# Timing of incoming LVDS links




### Timing Scan - Error Count per Serialiser




Group of 4 links → ← 18 ns error free




# Timing of 160Mb/s links



Onboard and backplane I/O @ 160 Mb/s  
Into all Cluster Processor chips



Timing Scan - Error Count per CP Chip




1 CP chip  
108 inputs

2 ns error free




## Integration into ATLAS infrastructure



- Tests of output to all downstream hardware performed in situ
  - Simple setups for the moment
- Links to Readout System and Region of Interest Builder showed no data corruption
  - Tested at high rates
- Real-time links to Central Trigger Processor
  - Commissioned



# DCS Integration



- All crates are now connected to the global DCS (Detector Control System).
- Every module contains a CAN  $\mu$ C which reports voltage, current and temperature (CANopen)
- Most of the modules are visible to the global control stations. Work in progress.

The screenshot shows the ATLAS control room interface. The main window displays a table of LV1 CALO status for various modules. The table has columns for the module name, its status (READY, NOT\_READY, WARNING), and a health indicator (OK, WARNING, ERROR). The status of the LV1 CALO itself is shown as READY with a WARNING icon.


Module	Status	Health
LV1 CALO	READY	WARNING
PP 0 OVERVIEW	READY	OK
PP 1 OVERVIEW	READY	OK
PP 2 OVERVIEW	NOT_READY	OK
PP 3 OVERVIEW	NOT_READY	OK
PP 4 OVERVIEW	NOT_READY	OK
PP 5 OVERVIEW	NOT_READY	OK
PP 6 OVERVIEW	READY	OK
PP 7 OVERVIEW	READY	OK
CP 0 OVERVIEW	NOT_READY	OK
CP 1 OVERVIEW	READY	OK
CP 2 OVERVIEW	READY	OK
CP 3 OVERVIEW	READY	OK
JEP 0 OVERVIEW	READY	WARNING
JEP 1 OVERVIEW	READY	OK
ROD 0 OVERVIEW	READY	OK
ROD 1 OVERVIEW	READY	OK
TTC OVERVIEW	READY	OK

The right-hand side of the interface shows a detailed view of the LV1 Calo Crates. It includes a table of crate statuses (PPCrate7, PPCrate1, PPCrate5, PPCrate3) and a graph titled 'Crates Powered' showing a time range and Y-axis values (0.00, 1.00).

View from ATLAS Control room




# M4 Commissioning run



## Hardware

- Processors
  - 4/8 PPr crates
  - 2/2 JEP crates
  - 3/4 CP crates
- 9 ROD Modules
  - JEP 1 DAQ + 1 ROI
  - CP 2 DAQ + 1 ROI
  - PPr 4
- DCS operational




ROD crate  
(1 of 2)

JEP crate  
(1 of 2)



# M4 Commissioning run




## Hot News

- L1Calo joined combined M4 run contributing triggers
- Stable, reading-out > 100 modules  $\approx \frac{1}{2}$  of final system
- Detector signals aligned using calibration pulses
- Have seen cosmic data from calorimeters
- Data sent to RoI builder. Recorded and verified OK



## Lessons Learnt




- Don't underestimate cable installation
- Test using actual power supplies ASAP
- Consult mechanical engineer





# Lessons Learnt



What would we do differently (if timescales permitted)

- Use newer larger faster FPGAs
  - Larger trigger-tower coverage - less signal duplication
    - Benefit PCB layout
  - More clock resources
    - Improved timing margins
  - Faster I/O - Run LVDS directly into Processor Chips
    - Remove De-serialisation/ Re-serialisation
    - Reduce trigger latency
- Use higher bandwidth connectors and backplane links
  - Gbit/s differential
    - Reduce Backplane Pin-count - lower insertion force