

Development of a selftriggered high counting rate ASIC for readout of 2D gas microstrip neutron detectors.

A.S. Brogna ^{c,e}, S. Buzzetti ^{d,e}, W. Dabrowski ^a, <u>T. Fiutowski</u> ^a,
B. Gebauer ^c, B. Mindur ^c, Ch.J. Schmidt ^{b,e}, Ch. Schulz ^c,
H.K. Soltveit ^e, R. Szczygiel ^a, U. Trunk ^e, P. Wiacek ^a

^a AGH University of Science and Technology, al. Mickiewicza 30, 30-059 Krakow, Poland ^b Gesellschaft für Schwerionenforschung mbH, Planck Str. 1, D-64291 Darmstadt, Germany ^c Hahn-Meitner-Institut Berlin, Glienicker Str. 100, D-14109, Germany ^d INFM & Politecnico di Milano, Piazza Leonardo da Vinci 32, Milano I-20133, Italy ^e Physikalisches Institut der Universität Heidelberg, Philosophenweg 12, D-69120 Heidelberg, Germany

TWEPP07 B4 - ASICs 1 FE chips







- DETNI project
- Hybrid Micro-Strip Gas Chamber neutron detector
- MSGCROC ASIC



Development of 2D hybrid detectors for future high intensity neutron sources:

- ¹⁵⁷Gd/Si micro-strip detector (Si-MSD)
- ¹⁵⁷Gd/CsI micro-strip gas chamber detector (MSGC)
- Cascaded ¹⁰B-coated GEM detector (CASCADE)

Development of readout ASICs:

- *n-XYTER* (Si-MSD & CASCADE)
- *MSGCROC* (MSGC)

TWEPP07 B4 - ASICs 1 FE chips

T. Fiutowski

5th September, 2007



¹⁵⁷Gd/CsI MSGC neutron detector



- Composite ¹⁵⁷Gd/CsI neutron converter foil, on negative electrical potential with extraction grids on either side, located in the central detector plane
- Two adjacent lowpressure (p~20mbar) preamplification gas gaps on either side of the converter followed by amplification at constant reduced field strength E/p.
- Two micro-strip gas detector planes, which function as third amplification and readout elements (400 stripes per detector module).

•

TWEPP07 B4 - ASICs 1 FE chips



MSGCROC ASIC

nmi3

- Parameters to be measured: X/Y,T, E_X/E_Y
- Detector strip capacitance: ~ 23 pF
- Strip multiplicity per event: ~ 3.5 (c.o.g.)
- Hit rate per strip: ~ 9.10⁵ /s
- Input signal charge: 2.10⁵ e⁻ 5.10⁶ e⁻ (depending on gas gain)
- ENC required for E (5 σ threshold): ~ 2000 e⁻ rms

- X/Y coincidence window 2 ns + $(E_x = E_y)$
- Discriminator: time walk < 2 ns, jitter < 1 ns FWHM.
- The preamp-shaper circuits must handle both polarities of the input signal and deliver signals of one polarity to the discriminator and peak detector circuit.
- Variable gain to cope with different detector gas gains



5th September, 2007









• The input stage is a transimpedance amplifier built around a folded cascode wide band amplifier with a bridged-T low-pass filter in the feedback loop.

• Gain factors: ×1, ×2, ×4, ×8, and ×16.



Timing channel





- $T_{peak} = 25 \text{ ns}$
- $T_{walk} < 2 \text{ ns}$

• Each comparator is equipped with a 5-bit trimming DAC, which allows to correct the threshold offset on the channel basis with a precision better than 1 LSB in the threshold DAC common for all channels



Time Stamp Generation



TWEPP07 B4 - ASICs 1 FE chips

T. Fiutowski

nmi



Energy channel





• T_{peak} = 85 ns

• The PDH circuit detects peaks of incoming pulses and holds their values for a given time period controlled with respect to the response of the comparator in the fast timing channel.



Test bench





TWEPP07 B4 - ASICs 1 FE chips

T. Fiutowski

5th September, 2007



Trimming procedure



TWEPP07 B4 - ASICs 1 FE chips

T. Fiutowski

nmi



Timing measurements





The histogram of Time Stamp coincidence between X and Y strips demonstrates the coincidence resolution of 2 ns as expected for the clock frequency of 128 MHz



Energy channel linearity

nmi3



Measured gain factors: ×1, ×1.78, ×3.70, ×7.94, and ×19.58

TWEPP07 B4 - ASICs 1 FE chips



Energy measurements





TWEPP07 B4 - ASICs 1 FE chips



- Future high intensity pulsed neutron sources require novel detectors with higher counting rate capability and high time and position resolution. Novel detectors and dedicated advanced readout ASICs are developed in the frame of the European DETNI project.
- A first 32-channel ASIC with complete functionality required for readout of double sided MSGC detectors with composite ¹⁵⁷Gd/CsI converter has been designed and manufactured.
- The performed electrical tests of the ASICs as well as the measurements performed for a test bench module based on a double sided silicon strip detector have confirmed correct functionality of all building blocks and compliance of the ASIC parameters with the design specifications.
- The developed MSGCROC ASIC is a first experimental proof of the novel method of readout of double sided strip detectors, which makes these technologies suitable for high count rate measurements with count rates up to 10⁸/s per detector segment and 2-D spatial resolution below 100 mm FWHM. With these parameters the double sided strip detector technology becomes competitive with the technologies based on pixelated detectors.