

Development of a selftriggered high counting rate ASIC for readout of 2D gas microstrip neutron detectors.

Wednesday 5 September 2007 11:45 (25 minutes)

In the frame of the DETNI project a 32-channel ASIC suitable for readout of a novel 2D thermal neutron detector based on a hybrid low-pressure Micro-Strip Gas Chamber and solid ^{157}Gd converter has been developed. Each channel delivers position information, a fast time stamp of 2 ns resolution and signal amplitude proportional to the energy. The time stamp is used for correlating the signals from X and Y strips while the amplitude is used for finding center of gravity of a cluster of strips. The timing and energy information are stored in derandomizing buffers and readout via token ring architecture.

Summary

In the frame of the EU project DETNI (DETEctors for Neutron Instrumentation) of NMI3 three hybrid 2D thermal neutron detectors for future high intensity pulsed neutron sources (like ESS) are developed. One of these detectors is a low-pressure Micro-Strip Gas Chamber (MSGC) with solid $^{157}\text{Gd}/\text{CsI}$ converter suitable for applications in imaging, quasi-Laue diffraction, very high resolution single crystal diffraction and very high resolution focusing low-Q small angles scattering. The very demanding requirements of global counting rate of 10^8 cps and two-dimensional position resolution of 50-100 μm FWHM over a detector segment area of $25 \times 25 \text{ cm}^2$ covered with 400x400 strips can be met only provided that the readout electronics is realized as multi-channel Application Specific Integrated Circuits (ASICs).

Reconstruction of a neutron position requires timing, spatial and energy data from both (X/Y) detector planes. To extract these data, after the preamplifier each readout channel is split into a timing and an amplitude (energy) channel. The preamplifier incorporates a transimpedance amplifier with a folded cascode core and a switchable feedback loop employing bridged-T lowpass filter. One can choose between 5 different loops to cover possible variation of the internal multiplication gain of the detector. The timing channel consists of a fast shaper ($T_p = 25 \text{ ns}$) and a comparator with a Time Walk Compensation circuit (TWC) while the energy channel comprises a slow shaper ($T_p = 85 \text{ ns}$) and a classical peak detector and hold circuit (PDH) which detects the peaks of incoming pulses and holds their values for a given time period controlled with respect to the response of the comparator in the fast timing channel. To compensate the threshold offsets on the channel basis, each comparator is equipped with a 5-bit trimming DAC.

The output signal from the timing channel is used to latch a 14-bit time stamp with 2 ns resolution and to enable the PDH circuit in the energy channel. The 14-bit time stamp signature is combined of a 12-bit Gray-encoded counter ($\text{TS}_{<13:2>}$), a toggle flip-flop ($\text{TS}_{<1>}$) and the buffered input clock ($\text{TS}_{<0>}$). The correct timing of bits $\text{TS}_{<1>}$ and $\text{TS}_{<0>}$, to ensure Gray encoded of all 14 bits, allows us achieve 1 ns resolution at 250 MHz clock frequency.

The output signals from the PDH and the time stamp are stored in analogue and digital derandomizing buffers (four-stage FIFOs), respectively. The readout of the memories is performed via a token-ring based multiplexer which ensures data sparsification, so that only non-zero data are read out from the buffers.

The MSGCROC ASIC has been designed and manufactured in the 0.35 μm CMOS process from Austria Microsystems. The dimensions of the ASIC are $3.2 \times 6.7 \text{ mm}^2$.

In the paper we present the functional architecture and critical aspects of the ASIC design, results of electrical testing as well as examples of physical measurements.

Primary author: FIUTOWSKI, Tomasz (AGH University of Science and Technology, 30-059 Krakow, Poland)

Co-authors: BROGNA, Andrea (Hahn-Meitner-Institut, 14109 Berlin, Germany); MINDUR, Bartosz (Hahn-Meitner-Institut, 14109 Berlin, Germany); GEBAUER, Burckhard (Hahn-Meitner-Institut, 14109 Berlin, Germany); SCHMIDT, Christian (Gesellschaft für Schwerionenforschung, 64291 Darmstadt, Germany); SCHULZ,

Christian (Hahn-Meitner-Institut, 14109 Berlin, Germany); SOLTVEIT, Hans Kristian (Physikalisches Institut der Universität Heidelberg, D-69120 Heidelberg, Germany); WIACEK, Piotr (AGH University of Science and Technology, 30-059 Krakow, Poland); SZCZYGIEL, Robert (AGH University of Science and Technology, 30-059 Krakow, Poland); BUZZETTI, Siro (INFN & Politecnico di Milano, Milano I-20133, Italy); TRUNK, Ulrich (Physikalisches Institut der Universität Heidelberg, D-69120 Heidelberg, Germany); DABROWSKI, Wladyslaw (AGH University of Science and Technology, 30-059 Krakow, Poland)

Presenter: FIUTOWSKI, Tomasz (AGH University of Science and Technology, 30-059 Krakow, Poland)

Session Classification: Parallel session B4 - ASICs 1 FE chips