

GOLD status

**B.Bauss, V.Büscher, R.Degele, A.Ebling, W.Ji, C.Meyer, S.Moritz,
U.Schäfer, C.Schröder, E.Simioni, S.Tapprogge**


OUTLINE

- L1 CALO Upgrade
- Generic Opto Link Demonstrator “GOLD” status
- Trigger Topological cuts (simulation)
- Data Format
- Summary

Upgrade of L1 Calo

- **Use of Rols into the real time data path at L1 and apply topology cuts**
 - fix spatial overlap between e/tau clusters and jets
 - local Et jet sum to estimate the energy overlap of e and tau
 - muon isolation
 - physics signatures
 - angular correlation of jets
 - etc...
- **Transmit full ROIs information will require additional bandwidth**
- **System density will rule out additional electrical cabling**
- **Latency might get critical**
 - Go for optical connections
 - Increase system density by use of FPGA-internal Multi-Gigabit Transceivers
 - Optimize the data replication scheme
 - Explore options for latency reduction on the FPGA (about extra 2BX per MGT)
- **Latency optimization**
 - Data replication schemes
 - FPGA on-chip MGT operation modes and fabric interfaces


Upgrade of L1 Calo trigger



- **Backward compatible to current scheme (for staged installation)**


TP performance in simulation

- Identify trigger processes which benefit from topological trigger
- Simulation of physics processes at $1 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$ and $3 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$
 - $\Delta\phi$ in Jet + MET at $10^{34} \text{ cm}^{-2}\text{s}^{-1}$ (QCD bkg reduction)
 - Leading jets Rol at π
 - MET aligned to one Jet Rol
- Work ongoing on the use of the muons Rol
 - Tagging b-jets (for muons at high pt)
 - MET from muon (match with Calo info)
- Use of transverse mass cuts at L1




Study total Rate vs. ET, threshold of the 2nd Leading Jet-Rol for various windows size


Design of a Generic Opto Link Demonstrator "GOLD"



3D GOLD



GOLD bandwidth capability



GOLD production status (I)

- **GOLD board design conceptually completed, waiting for final review**
 - Check of the design library and the the components documentation (done)
 - Production issue at the company: needed larger vias (done)
 - Changed power regulators on the FPGA MGT (done)
- **Mezzanines modules 100% routed, waiting for final review**
- **All components available**

- **Plans for testing**
 - JTAG boundary scan (Goepel tool)
 - Playback/spy tests through BLT (parity, test vectors)
 - GTX/H characterization
 - eye diagrams
 - bit rate error (IBERT tool)
 - Electric tests: cross-talk, reflections, jitter etc...



GOLD production status (II)

- **Firmware**


- Starting GOLD top design

- MGT in low latency mode
 - tested the MGT(GTX) at the BLT with and without 8b/10b encoding and phase-alignment up to 6.4 Gbps (low Latency)
 - On Virtex6-VLX phase-alignment also successful (tested up to 5 Gb/s)
 - For phase-alignment one clockbuffer needed per GTX
(this can be a problem for the VHX)

- Implementation in VHDL of the $\Delta\phi$ cut
 - Sorting 2 leading jet according to the Energy information
 - Reconstruct (η, ϕ) position and constrain $\Delta\phi$ of the leading Jets
 - Output 2 leading jet information (position bits + Threshold Bits + Energy Bits ...)

- More test firmware

Input data format (JEM preliminary)




Additional information per ROI, energy etc...

- **Send full ROI information to TP**
 - i.e, JEM: $[96 \text{ bits/JEM}] \times [32 \text{ JEM}] \times [\text{bx freq.}] = 122.8 \text{ Gb/s}$
 - CP (about four times JEM)
 - Muons ROI
- **ROI zero suppression and data reduction?**

Summary


- **A Topological Processor is required to improve the L1 trigger algorithms at higher lumi**
- **Explore FPGA built in high-speed opto-link (high bandwidth)**
- **Low latency dense optical interconnection**
- **The production of the GOLD prototype about to get started (spring 2011)**
 - many problems fixed
 - review still pending
- **Starting testing the first GOLD prototype during spring 2011**
 - All components are in the lab
 - Design only need to be finalized
- **First TP prototype expected on 1st quarter 2012**
- **Final TP prototype expected to be produced on 3rd quarter 2012**
- **Commissioning of TP on 2nd quarter 2013**
- **Definition of the I/O TP data format in the way of being defined**
- **Simulation studies to investigate applications of the topo-processor are on**
- **Future developments on wish list**
 - Adoption of new generation Virtex-7 FPGA, MGT up to 28Gb/s
 - Recently joined a German initiative for high density/speed optical readout scheme



ATLAS Trigger

L1 CALO TRIGGER

2.1 μs latency




• Final results of electromagnetic and hadronic object count (at given thresholds), and total MT and MET to CTP

• Sliding windows algorithms for jet and em cluster detection on processor modules at granularity $\geq 0.1 \times 0.1$ ($\eta \times \phi$)

• Topological information (Regions of Interest – ROIs) sent to 2nd level trigger

TRIGGER CHAIN




4 μs buffer depth

Material (µm)	Stack up	File	Assembly
25 Galvanic Cu			
9 Copper			
50 NP-155F-B	R: 70	186	85
36 NP-155F-B	R: 70	186	12
17 Copper			
100 NP-155F-TL			
17 Copper			
65 NP-155F-B	R: 64	1888	13
65 NP-155F-B	R: 64	1888	14
17 Copper			
100 NP-155F-TL			
17 Copper			
65 NP-155F-B	R: 64	1888	15
65 NP-155F-B	R: 64	1888	16
17 Copper			
100 NP-155F-TL			
17 Copper			
65 NP-155F-B	R: 64	1888	17
65 NP-155F-B	R: 64	1888	18
17 Copper			
100 NP-155F-TL			
17 Copper			
65 NP-155F-B	R: 64	1888	19
65 NP-155F-B	R: 64	1888	20
35 Copper			
50 NP-155F-TL			
36 NP-155F-B	R: 70	186	11
36 NP-155F-B	R: 70	186	12
35 Copper			
50 NP-155F-TL			
35 Copper			
36 NP-155F-B	R: 70	186	13
36 NP-155F-B	R: 70	186	14
35 Copper			
50 NP-155F-TL			
35 Copper			
65 NP-155F-B	R: 64	1888	15
65 NP-155F-B	R: 64	1888	16
17 Copper			
100 NP-155F-TL			
17 Copper			
65 NP-155F-B	R: 64	1888	17
65 NP-155F-B	R: 64	1888	18
17 Copper			
100 NP-155F-TL			
17 Copper			
65 NP-155F-B	R: 64	1888	19
65 NP-155F-B	R: 64	1888	20
17 Copper			
100 NP-155F-TL			
17 Copper			
36 NP-155F-B	R: 70	186	21
50 NP-155F-B	R: 70	186	
9 Copper			
25 Galvanic Cu			1.5

©2011 by ILFA Feinblechtechnik GmbH - Multilayer stack up modules are protected by patent - Generated with StackUpWizard V2.41

Thickness	Bare Board	2.29 mm - 2.88 mm	Date	21.02.2011
	Immersion Tin	2.29 mm - 2.88 mm	Generated by	gbiernat
	Hot-Air	2.33 mm - 2.82 mm		
	Immersion Gold	2.30 mm - 2.88 mm		






All are protected by patent - Generated with StackUpWizard V2.41

Backplane Link Tester




- In 2010 a backplane and link tester, equipped with Avago opto-link interface (12-channel, 6.4Gb/s) and LHC bunch clock jitter cleaning hardware was built in Mainz.
 - Successfully verified backplane data reception (160Mb/s) and opto link operation.
-
- Will serve as data input for the topological processor




Components

Opto input mezzanine



12 to 72 fibres per backplane connector (MPO/MTP)

Clock mezzanine



10Gb/s opto link



Power supply

