



מכון
ויצמן
למדע

WEIZMANN
INSTITUTE
OF SCIENCE



Università
di **Genova**

DIFI DIPARTIMENTO
DI FISICA

Accelerating Graph-Based Tracking with Symbolic Regression

F. di Bello, E. Gross, C. Schiavi, **N. Soybelman**

Hammers & Nails, 01.11.2023




The Nail



Tracking – Identification of charged particle paths

- Currently done in post processing of data
- Tracking information is fundamental for triggers
- The lower the execution time of ML methods, the higher rates we can handle



Symbolic Regression on FPGAs for Fast Machine Learning Inference

Ho Fung Tsoi^{1}, Adrian Alan Pol², Vladimir Loncar^{3,4}, Ekaterina Govorkova³, Miles Cranmer^{2,5}, Sridhara Dasu¹, Peter Elmer², Philip Harris³, Isobel Ojalvo², and Maurizio Pierini⁶*

- Approximate MLP with symbolic expression
- Used for jet classification
- Easy to implement on FPGA and fast inference


Great idea → can be generalized

The Hammer




GNN with symbolic regression

- Single MLP not enough \longrightarrow use GNN instead
- Toy dataset for tracking:
 - resembling detector occupancy
 - single track
 - distinguish signal hits and noise



The Hammer

GNN with symbolic regression




Embedding

Message Passing



Condensation

- In total we have 3 MLP to be replaced with SR
- Preserving graph structure
- After each replacement retrain rest of the network



Results

Look inside first MLP — example



Inputs — Hit features



- NN sig.
- SR sig.
- NN bkg.
- SR bkg.

- See some clustering
- SR learns overall structure
- Some performance loss expected

Outputs — Hidden representation ⁶

Preliminary results



Performance – replacing just one part



- 2nd part learned very well
- Some degradation for 1st and 3rd part

Preliminary results

Performance – combined replacements



	Timing	CPU load
GNN	105 μ s	80%
SR	45 μ s	10%

- Time difference will be more significant with bigger GNN
- Reduction in CPU load \longrightarrow more processes in parallel

Outlook

- Preliminary work in replacing partial/full GNN with SR
- Further studies to boost performance
- Can be used for high level trigger HLT
- Possible candidate for L1 trigger if implemented on FPGA