SEU WK summary
65nm seems to saturate at a cross-section 3.4× less than 130nm
- About proportional to 4× area reduction

90nm registers were custom-made (not standard cells)
- Higher saturation cross-section though area is ½ of cell in 130 nm

LET thresholds are less than 1.1 MeVcm²/mg for all technologies

(all plots @1.2V supply)

Note: SEU-robust cells are well below 10⁻¹⁰ cm²/bit

For more info on 65 nm (TID, ...)
- See talk: “Characterization of a commercial 65nm CMOS technology for SLHC applications”

<table>
<thead>
<tr>
<th>Tech.</th>
<th>Cell size</th>
<th>Area [um²]</th>
</tr>
</thead>
<tbody>
<tr>
<td>130 nm</td>
<td>7.6×3.6</td>
<td>27.36</td>
</tr>
<tr>
<td>90 nm</td>
<td>3.8×1.8</td>
<td>10.80</td>
</tr>
<tr>
<td>65 nm</td>
<td>5.4×2.0</td>
<td>6.84</td>
</tr>
</tbody>
</table>

Difference from power supply voltage, triple well, register/SRAM, Dynamic/static below x2
Triple-voting in standard cell logic

Three independent clock trees

Three data paths with voters after every register stage
Full-custom/High Speed, Config Regs

PLL VCOs: enlarge transistor sizes & bias with larger currents
  => reduce sensitivity to transients (& hence induced jitter)

Traditional voting => high propagation delays (4.8 GHz not achievable)
  => Use ‘transistor-voting’ inside custom flip-flops

Configuration Registers
  Use design from GBLD chip (no clock)
  Voting gates generate a clock pulse to re-latch correct value

Reference:
Results

Continuous BERT during irradiation
Read back config registers every 2 secs

• No latch up
• No configuration upsets
• No errors in standard-cell logic (loopback test without SERDES)

TX-mode
• LET threshold ~ 15 MeVcm²/mg...... prediction of low upset rate from Federico
• Some upsets cause large number of errors in a frame...... To be understood

RX-mode.... To be tested
The DICE latch consists of 2 elementary memory cells to form the 13 bits configuration memory of the pixel.

In order to separate sensitive pair nodes and improve the SEU tolerance, we used interleaved layout for each latch in the pixel configuration bloc (as shown next)

Delicate operation for several reasons:

- It increases the dedicate area (+25%)
- It complicates the interconnection between elementary cells
• 512 bits are stored in a Triple Redundant DICE Latches (TRL)
  • TRL Cell area: 27µm × 19µm
  • Bloc area: 900 µm × 360µm
• Errors are determined with comparing the Read-back data to the loaded data
The load input signal is common to the 3 latches of the cell memory:

- A glitch in the internal NAND or inverter causes a glitch on the load signal.
- In this case the current value on the data bus is copied in the memory and can create an error.

In order to reduce the sensitivity to glitches, we triplicate the load path

- This cell has been modified in the new submitted version of FEI4 chip (FEI4-B),
- we hope to reduce considerably this sensitivity from 0.016 to 0.002 errors/spill where 0.002 a value that comes from previous measurements.
“abcnasic” SEU strategies

- Simple ideas and proposals
- Assumptions based on:
  - Tentative to limit the triplications where strictly needed
  - In criticality order

<table>
<thead>
<tr>
<th>Criticality</th>
<th>Method</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Very critical</td>
<td>Block triplication</td>
<td>Critical Commands</td>
</tr>
<tr>
<td>Critical</td>
<td>ECC (Hamming) Local triplication</td>
<td>Sequencers</td>
</tr>
<tr>
<td>Less specific</td>
<td>specific</td>
<td>FIFO controls</td>
</tr>
<tr>
<td>Low</td>
<td>DICE cell</td>
<td>Baseline everywhere else (?)</td>
</tr>
</tbody>
</table>
The DICE cell is currently ported to the current version of the IBM 130nm cell library (not Artisan) by Filipe De Sousa
Goal:
- Investigate high level SEU mitigation techniques with low power/area overhead and high effectiveness.

To do:
- Validate each SEU mitigation technique by simulation.
- Power/area cost and effectiveness will be evaluated and compared after synthesis.

SEU mitigation techniques:
- Triplication
- Hamming code
- ...
SEU insertion in simulation

- The script search for every register that can be upset and present the list to the designer.

- The designer choose which register [or multiple] to upset.

- The designer may also specify when in the simulation the SEU should occur.

- Using the same testbench the comparison between a simulation with and without SEU is very practical using the a comparison tool from the simulator program.

2011/IX/27

SEU protection insertion in Verilog for the ABCN project
A
, 1 - & 3

" * " !% " %" & " *
+ % #/* !%"
" # " ",!" %-

+" ## " +" ( " "!) 0! %! % &
&& % & % & &%
% * # ** +* + %
*, ) % 0 !" ! "&/ &%%%-% ! " ." ! %&3

+" #" ' %&- & (0) " !/ & % "
"%&* +. 3

" 0 6 1 ! 6

." " &( ?* 4 " " @& " l &" ) ' " ) 0

9 CM: "!E " * " ! #% %! " " %! #+ 0) # 6 %" & ) A % l" 1 CM
SEU Summary

- There is now a much better understanding in our community of the SEU sensitive of memory elements in 130, 90 and 65 nm technologies (~scales with sensitive area)
  - Voltage, Triple well, Registers/SRAM (difference < ~ x2)
  - (do not confuse cross section from high ionizing particles (LET) with hadron cross section)
- Basic protection schemes well know
  - TMR: Single voter, Triple voter, Triple clocking
  - Hamming (and other error correction codes)
  - Special latch/registers: DICE
- Appropriate/optimal protection scheme depends on information type and system effects.
- Tools/approaches for HDL protection insertion schemes and fault injection simulation
  - FPGA: Multiple tools appearing
  - ASIC: Some home made scripts being used.
- Watch out for Multiple bit errors and common signals across redundant elements (e.g. clock, load, reset).
- Do not map directly basic approaches/conclusions between ASICs and FPGAs
- We will in the future have the SEU working group as integral part of MUG.