



Silicon photonic devices



Eric CASSAN

*Institut d'Electronique Fondamentale, CNRS UMR 8622,
Université Paris Sud, 91405 Orsay Cedex, France*

<http://silicon-photonics.ief.u-psud.fr/>



**UNIVERSITÉ
PARIS-SUD 11**


Outline

→ □ Motivations and rationales

- Photonic and opto-electronic building blocks:
 - Passive silicon photonic integrated circuits
 - ✓ Waveguides, 90°-turns, beam splitters, photonic circuits
 - Active devices:
 - ✓ Light sources
 - ✓ Optical modulators
 - ✓ Optical detectors
- Coupling to outside world
- Possible integration schemes of optics with CMOS
- Conclusion and perspectives


☐ Increase of integrated circuit complexity

- Number of transistors
- Frequency operation
- Length and density of metallic interconnects



3

Moore's Law



Metallic interconnect limitations

- RC delay
- Signal distortion
- Power consumption



Increase the number of cores




But what's going on for intra and inter core communications?

Motivations and rationales

Advantages of optics

- Negligible signal distortion even for high frequencies (>10GHz) and long distances (>1cm)
- Reduced latency, skew, and jitter
 - larger synchronous zones
 - better synchronization
- No repeaters
 - silicon area saving
 - lower power dissipation
 - reduced complexity
- Noise immunity
- Voltage insulation

Optical interconnects



Motivations and rationales



Silicon Pro's and Cons



- Transparent in 1.3-1.6 μm region
- Take advantage of CMOS platform
 - Mature technology
 - High production volume
- Low cost
- Silicon On Insulator (SOI) wafer
 - Natural optical waveguide
- High-index contrast ($n_{\text{Si}}=3.5 - n_{\text{SiO}_2}=1.5$)
 - Strong light confinement
 - ✓ Small footprint (Sub-micron area)
- Electronic/photonic integration




- Indirect bandgap material
 - No electro-optic effect
 - Lacks efficient light emission
- No detection in 1.3-1.6 μm region
- High-index contrast for coupling



Strong interest for silicon photonics in the recent years

Motivations and rationales

Hybrid CMOS chip merging optics and electronics??





Outline

- Motivations and rationales
- ➡ □ Photonic and opto-electronic building blocks:
 - Passive silicon photonic integrated circuits
 - ✓ Waveguides, 90°-turns, beam splitters, photonic circuits
 - Active devices:
 - ✓ Light sources
 - ✓ Optical modulators
 - ✓ Optical detectors
- Coupling to outside world
- Possible integration schemes of optics with CMOS
- Conclusion and perspectives


Passive silicon photonic integrated circuits

SOI microwaveguides: the basic device



SOI wafer = Optical planar waveguide


Strip waveguides



Mode size $\sim 0.1\mu\text{m}^2$

Propagation loss $\sim 1\text{dB/cm}$

Rib waveguides




Mode size $\sim 0.2\mu\text{m}^2$

Propagation loss $\sim 0.2\text{dB/cm}$



$\lambda=1.55\mu\text{m}$

Passive silicon photonic integrated circuits

Light bending using strip wgs





Testing device:




- Increase for narrower waveguides:
 - Weaker confinement: bend radiation
 - More sensitive to roughness
- Increase for smaller bend radii

Passive silicon photonic integrated circuits

Other devices for light distribution:





Integrated wavelength filter




Spiral waveguide

and so on ...

Strip waveguides




Low-loss crossing




Passive silicon photonic integrated circuits

Other devices for light distribution:




Rib waveguides






S. Lardenois et al. Optics Letters 28, 1150-1152 (2003)

90°-turns:




Compact star couplers:



Passive silicon photonic integrated circuits

Other devices for light distribution: conclusion


Strip waveguides



Mode size $\sim 0.1\mu\text{m}^2$



Propagation loss $\sim 1\text{dB/cm}$

Rib waveguides



Mode size $\sim 0.2\mu\text{m}^2$

Propagation loss $\sim 0.2\text{dB/cm}$



Almost arbitrary optical paths and passive functions within SOI photonics

Outline

- Motivations and rationales
- Photonic and opto-electronic building blocks:
 - Passive silicon photonic integrated circuits
 - ✓ Waveguides, 90°-turns, beam splitters, photonic circuits
 - Active devices:
 - ✓ Light sources
 - ✓ Optical modulators
 - ✓ Optical detectors
- Coupling to outside world
- Possible integration schemes of optics with CMOS
- Conclusion and perspectives

Active devices: optical sources

Overview of the optical source issue

Indirect bandgap of silicon make the source issue difficult!

Two main strategies:

- use **III/V laser diodes on silicon**
- develop **silicon compatible optical sources using group-IV materials** (e.g. Ge rich materials)


Questions to be addressed:

- **Integration of optical sources on silicon:** device bonding, wafer bonding, heteroepitaxial growth, heterogeneous integration,
 - several possible strategies with advantages and drawbacks: easiness, cost, thermal budget management
 - injection optical waveguides: coupling issue (tolerances and misalignments, efficiency due to compatibility between optical modes)

Active devices: optical sources


Some proposed strategies for III/V source on Si:

Micro-disk lasers





- InP-based micro-disk lasers
- Die-to-wafer molecular bonding

J. V. Campenhout et al. IEEE Photonics Techn. Letters 20, 1345-1347 (2008).



Fabry-Perot lasers



D. Liang et al., Optics Express 17, 20355-20364 (2009).


$\sim 1-10 \text{ mW}$ output powers

- strong confinement of SOI waveguides
- optical amplification in the III/V layer

Active devices: optical sources

Electroluminescence properties of Germanium-rich materials (Ge/Si, GeSi quantum wells)

Aim: monolithic integration of optical source within CMOS



J. Liu et al., « Direct-gap optical gain of Ge on Si at room temperature », Optics Letters **34**, 1738-1740 (2009).

J. Liu et al., « Ge-on-Si laser operating at room temperature », Optics Letters **35**, 679-681 (2010).

can be exploited

Rapid progress in this field
=> Ge-on-Si optical source likely
to appear in a near future

Outline


- Motivations and rationales
- Photonic and opto-electronic building blocks:
 - Passive silicon photonic integrated circuits
 - ✓ Waveguides, 90°-turns, beam splitters, photonic circuits
 - Active devices:
 - ✓ Light sources
 - ➡ ✓ Optical modulators
 - ✓ Optical detectors
- Coupling to outside world
- Possible integration schemes of optics with CMOS
- Conclusion and perspectives

Active devices: optical modulators

Optical modulation within CMOS photonics?

Modulating the free carrier concentrations:

$$\Delta n = -8,8 \cdot 10^{-22} \Delta N - 8,5 \cdot 10^{-18} \Delta P^{0,8}$$
$$\Delta \alpha = 8,5 \cdot 10^{-18} \Delta N + 6,0 \cdot 10^{-18} \Delta P$$
 at $\lambda=1.55\mu\text{m}$



Electro-refraction by free carrier concentration variations in silicon:


- Accumulation
- Injection
- Depletion

example:

MOS capacitances
PN, PIN, PIPIN junctions

Active devices: optical modulators





Carrier injection



Q. Xu et al., Optics Express 15, 430-436 (2007).



Active devices: optical modulators

Carrier depletion



Active devices: optical modulators

Carrier depletion




DC experimental results :


- Insertion loss = 5 dB
- Contrast ratio up to 14 dB
- $V_\pi L_\pi = 5 \text{ V.cm}$




Mach-Zehnder interferometer



Carrier depletion



PN diode



F. Gardes et al, Optics Express, 17 (24) (2009).




Fig. 4. Normalized optical response as a function of frequency.


19 GHz small-signal bandwidth

Outline

- Motivations and rationales
- Photonic and opto-electronic building blocks:
 - Passive silicon photonic integrated circuits
 - ✓ Waveguides, 90°-turns, beam splitters, photonic circuits
 - Active devices:
 - ✓ Light sources
 - ✓ Optical modulators
 - ➡ ✓ Optical detectors
- Coupling to outside world
- Possible integration schemes of optics with CMOS
- Conclusion and perspectives

Active devices: detectors

A material is needed for light absorption around $\lambda=1.55\mu\text{m}$



Active devices: detectors



- Strong absorption:

- ✓ $\alpha \approx 9000 \text{ cm}^{-1}$ at $\lambda=1.3 \mu\text{m}$
⇒ $L_{\text{ABS}}^{95\%} \approx 3.3 \mu\text{m}$
⇒ Low capacitance devices
⇒ High frequency operation

- High carrier mobilities



- Lattice misfit with Si of about 4.2%

⇒ Specific growth strategies required



- 2-step Ge growth on Si
⇒ annealing to reduce threading dislocations

Germanium photodetectors

UHV-CVD (IEF)

RP-CVD (LETI)



M. Halbwax & al., Optical Materials **27**, 822-826 (2005)
J. M. Hartmann & al., J. Appl. Phys. **95**, 5905-5907 (2004)

HT Ge (~800°C, ~300-500nm)

LT Ge (~400°C, ~50nm)


Si substrate (001)

Active devices: detectors




Waveguide height: 380 nm
Waveguide width: 700 nm
Etching depth: 110 nm


Vertical coupling



Butt coupling




- ⇒ Shorter absorption length (few microns)
- ⇒ Light absorption is independent of Ge film thickness
(if Ge layer is thick enough: >350 nm)




Active devices: detectors

Vertical diode



- ✓ 3 μm wide mesa
- ✓ **i-Ge thickness:** ~300 nm
- ✓ **Ge length:** 15 μm

Lateral diode





- ✓ **i-Ge width:** from 1 μm to 0.5 μm
- ✓ **Ge length:** 10 μm


Both Ge PIN diodes theoretically lead to low dark current, high responsivity and high bandwidth

Active devices: detectors

Vertical pin diode views




Top view



Side view

Active devices: detectors

Vertical diode: DC characteristics




- Under -0.5 V:
 - ⇒ ~ 1 A/W at 1520 nm
 - ⇒ ~ 0.2 A/W at 1600 nm

■ 18 nA dark current at 1V reverse bias


⇒ Dark current density: 60 mA/cm²

■ $C_{\text{measured}} \sim 12 \text{ fF}$




Active devices: detectors

Vertical diode: RF characteristics



- -3 dB bandwidth:
 - ✓ 12 GHz at 0 V
 - ✓ ~30 GHz at -2 V
 - ✓ > 40 GHz at -4 V



- Data transmission:
 - ✓ 40 Gbit/s at -4 V

Outline

- Motivations and rationales
- Photonic and opto-electronic building blocks:
 - ✓ Passive silicon photonic integrated circuits
 - Waveguides, 90°-turns, beam splitters, photonic circuits
 - ✓ Active devices:
 - Light sources
 - Optical modulators
 - Optical detectors



■ Coupling to outside world


- Possible integration schemes of optics with CMOS
- Conclusion and perspectives

Coupling to outside world

The waveguide mode mismatch


...

... and the light polarization issue.



Coupling to outside world

3D adiabatic taper




- Thick silicon layer required ($\sim 10\mu\text{m}$)
- Multilevel grey scale lithography required
- Manual polishinh a the edge
- Antireflection coating is necessary



The most obvious idea is not the best one.

Coupling to outside world

Inverse taper




- Broad wavelength range
- Single mode
- Easy to fabricate (if you can do the tips)
- Low facet reflections

Group	h [nm]	W [nm]	L [μm]	tip width [nm]	Cladding Material	Cladding Size	Loss
IBM	220	445	150.0	75.0	Polymer	2x2	< 1dB
Cornell	270	470	40.0	100.0	SiO ₂	2x00	< 4dB
NTT	300	300	200.0	60.0	Polymer/ Si ₃ N ₄	3x3	0.8


Coupling to outside world

Improved design allows the fabrication of high-efficiency and polarization-insensitive inverted tapers:



CEA-LETI




η : Coupling efficiency (%)



Coupling to outside world

1D grating coupler


Injecting light anywhere on the surface



$$\eta_{\text{injection}} = 68\% \text{ at } \lambda = 1.55\mu\text{m}$$


D. Vermeulen et al., The 22nd Annual Meeting of the IEEE Photonics Society, USA, p. FPd1 (2009).

Coupling to outside world




Luxtera company, USA

Coupling to outside world



Coupling to outside world

Next step: fiber pigtailing




... already at the commercial stage in some companies

Outline

- Motivations and rationales
- Photonic and opto-electronic building blocks:
 - Passive silicon photonic integrated circuits
 - ✓ Waveguides, 90°-turns, beam splitters, photonic circuits
 - Active devices:
 - ✓ Light sources
 - ✓ Optical modulators
 - ✓ Optical detectors
- Coupling to outside world
- ➡ □ Possible integration schemes of optics with CMOS
- Conclusion and perspectives


Possible integration schemes

The integration of photonic devices in a CMOS chip can be envisioned by at least three means:




Option 1

Photonic layer at the last levels of metallizations with back-end fabrication



Option 2

Combined front-end fabrication




Option 3

Backside fabrication

Possible integration schemes

Option 3:




- Independance of the fabrication of the two electronic and photonic circuits.
- But : limitation in bandwidth due to long metallic vias

Possible integration schemes

Option 1:

« Back-end integration of photonics with electronics »




- Fabrication of electronic and photonic wafers separately
- Test of each of them
- Aligned and bonding of the photonic wafer on the electronic one (accuracy < 2µm)
- Removal of the photonic substrate down to the SOI buried oxide layer

The wire bonding technology is the most flexible way to connect two chips in a package.

Possible integration schemes

Option 2:

« Front-end integration of CMOS photonics with electronics »





CONFERENCE (PTC), 2011.




Possible integration schemes


Silicon 10G Modulators
driven with on-chip circuitry
highest quality signal
low loss, low power consumption



Flip-chip bonded lasers
wavelength 1550nm
passive alignment
non-modulated = low cost/reliable



Silicon Optical Filters - DWDM
electrically tunable
integrated w/ control circuitry
enables >100Gb in single mode fiber



Complete 10G Receive Path
Ge photodetectors
trans-impedance amplifiers
output driver circuitry

Fiber cable plugs here

Ceramic Package

The Toolkit is Complete


- ✓ 10Gb modulators and receivers
- ✓ Integration with CMOS electronics
- ✓ Cost effective, reliable light source
- ✓ Standard packaging technology

Outline

- Motivations and rationales
- Photonic and opto-electronic building blocks:
 - Passive silicon photonic integrated circuits
 - ✓ Waveguides, 90°-turns, beam splitters, photonic circuits
 - Active devices:
 - ✓ Light sources
 - ✓ Optical modulators
 - ✓ Optical detectors
- Coupling to outside world
- Possible integration schemes of optics with CMOS
- ➡ □ Conclusion and perspectives

Conclusion and perspectives

- Silicon photonics has received a growing interest in the last years, and most of the basic building functionalities are now available, excepted the optical source
- Integration of optics within CMOS has not yet reached a mature stage
=> several options are still possible for on-chip optical interconnects



Acknowledgments

- Laurent VIVIEN
- Delphine MARRIS-MORINI
- Gilles Rasigade
- Jean-Marc Fédéli
- all other partners from the different projects

Fundings from:



[HELIOS FP7 IP project](#)

*p*hotonics *E*lectronics *f*unctional *I*ntegration on *C*MOS - 2008-2012



[SILVER](#)

Thank you for questions

Silicon photonics group

IEF laboratory, Paris-Sud laboratory

<http://silicon-photonics.ief.u-psud.fr>



Basic information about HELIOS

pHotonics ELectronics functional Integration on CMOS



www.helios-project.eu



- Large-scale integrating project (IP)
- Start date: 1 May 2008
- Duration: 48 months
- Total budget: 12 M€ (~17 M\$)
- Total EC funding: 8.5 M€ (~12 M\$)
- Consortium: 19 partners

Objectives of HELIOS project

- ❑ Build a complete design and fabrication chain enabling the integration of a photonic layer with a CMOS circuit, using microelectronics fabrication processes.
- ❑ Development of high performance generic building blocks that can be used for a broad range of applications:
 - WDM sources by III-V/Si heterogeneous integration
 - Fast modulators and detectors,
 - Passive circuits and packaging
- ❑ Building and optimization of the whole “food chain” to fabricate complex functional devices.
- ❑ Investigation of more promising but challenging alternative approaches for the next generation of devices (silicon source, new III-V source integration, a-Si modulators)
- ❑ Road mapping, dissemination and training, to strengthen the European research and industry in this field and to raise awareness of new users about the interest of CMOS Photonics.



Consortium

- Different but complementary skills are requested to fulfill the project objectives:
 - Industrial end-users to drive the project, define the components architecture and specifications



THALES



- III-V industrials to develop III-V on silicon approach, benchmarking



- CMOS foundries and design tools experts to ensure technological relevance, photonic/electronic convergence and facilitate further exploitation



- CMOS photonics institutes to develop processes and enable the transfer to foundries



- Academic laboratories to optimize generic building blocks and develop innovative architectures

