





Silicon Kalorimeter Integrated Read-Out Chip

Stéphane CALLI Cisèle MAR

Orsay Micro Electronics Group Associated

ROC chips for ILC prototypes



Microroc: Poster ID-44

SPIROC2

Analog HCAL (AHCAL) (SiPM) 36 ch. 32mm² June 07, June 08, March 10



ROC chips for technological prototypes: to study the feasibility of large scale, industrializable modules (Eudet/Aida funded)

()mega



HARDROC2 and MICROROC

Digital HCAL (DHCAL) (RPC, µmegas or GEMs) 64 ch. 16mm² Sept 06, June 08, March 10



Requirements for electronics

- Large dynamic range (15 bits)
- Auto-trigger on ½ MIP
- On chip zero suppress
- 10⁸ channels
- Front-end embedded in detector
- Ultra-low power : 25µW/ch

SKIROC2 ECAL (Si PIN diode) 64 ch. 70mm² March 10

SKIROC2 Vienna TWEPP11

EUDET/AIDA ECAL technological prototype

- « Imaging » calorimetry for « particle flow algorithm $=> 30\%/\sqrt{E}$ jet resolution
 - High granularity and segmentation of the calorimeters
- ECAL: Si W Calorimeter
 - □ Active medium: SILICON SENSORS (WAFERS)
 - 325µm thick Silicon Wafers => 26000e⁻/MIP ie 1MIP=4.2 fC
 - High granularity : 5.5x5.5 mm²
 - High segmentation =>
 - 45 000 cells with embedded electronics for the technological prototype
- Final ECAL: 30 layers, 100 M channels
 - SKIROC2 embedded inside the detector
 - No (few) external components
- "stitchable" motherboards (Active Sensor Units)
 - Minimize connections between boards
- Low cost and industrialization are the major goal

SKIROC2

Vienna TWEPP11

W layer

256 P-I-N diodes 0.25 cm2 each 18 x 18 cm2 total area

Calorimeter for II

AIDA

ASIC

Si wafers



mega



SKIROC : ECAL readout

- SKIROC2 : Silicon Kalorimeter Integrated Read-Out Chip
 - 64 channels, AMS SiGe 0.35 μ m, 70 mm²
 - Very large dynamic range:
 - HG for 0.5-150 MIP, LG for 150-2500 MIP
 - Auto-trigger, Analog storage, Digitization
 & Token-ring ReadOut
 - Testability at wafer level
- Front End boards crucial element
 - Collab with LLR (Palaiseau) and Korea

C detector with PCB ≈ 20 pF







SKIROC2 features

- Very low noise (0.4 fC = 2 500 e-) and very large dynamic range (2fC up to 10 pC) charge preamplifier
- 180ns shaping time Slow Shapers for charge measurement
- 2-bit shaping time adjustable Fast Shaper (50 to 100ns)
- 10-bit DAC for discriminator threshold, With 4-bit adjustment on each channel
- Analogue Memory depth : up to 15 events can be stored
- Trigger Discriminator for autotrigger on 1/2 MIP
- 8-bit adjustable delay to position the Hold signal
- Digitization of either time and charge or of both charges

SKIROC2 Vienna TWEPP11 2011, Sept 27th

mega

SKIROC2 Analogue core

SKIROC2



2011, Sept 27th

7

SKIROC2 digital features



 Common features with Hardroc & Spiroc (compatibility with any CALICE DAQ system)

()mega

- Open Collector token-ring ReadOut
- Multiplexed Slow Control & Probe
- Redundancy on Data Out & Transmit On signal lines
- 2 switchable StartReadOut Inputs & EndReadOut Outputs :
 - to prevent chip failure
- Very Complex Digital Part (~10% of the Die)
 - Manage Acquisition, Conversion, 15 SCA control, RAM, I/Os...

SKIROC2 overview

Silikon Kalorimeter Integrated Read Out Chip

- 64 Channels
 - Difficult layout: 1Mip=4fC, digital activity



- 250 pads - **17 for test purpose only**
- AMS 0.35 µm SiGe
- Die size = 65 mm^2
 - 7.5 mm x 8.7 mm



SKIROC2 Vienna T

TWEPP11

SKIROC2:DC PreAmp, Fast and Slow Shapers





SKIROC2

Vienna TWEPP11

DAC Threshold Linearity



SKIROC2

Vienna TWEPP11

SKIROC2 Analogue Simulations/Measurements Omega



TWEPP11

Vienna

SKIROC2



Trigger efficiency (1)



27 September 2011

SKIROC2 Vienna

TWEPP11

Trigger efficiency (2)



Linearity of the Charge Preamp



TWEPP11

Vienna

SKIROC2

<u> Mega</u>

MEASUREMENTS using SCA and internal ADC

Autotrigger Mode With 1 MIP (4 fC) threshold



SKIROC2

Vienna

TWEPP11 2

Linearity of High Gain Shaper



SKIROC2

Vienna TWEPP11

POWER PULSING

- **Requirement:**
 - □ 25 µW/ch with 0.5% duty cycle
 - **500 µA for the entire chip**



AcqTime between 2 trains: 200 ms $2820x337ns=950\mu s$

Power pulsing:

337 ns

- Bandgap + ref Voltages + master I: switched ON/OFF
- Shut down bias currents with vdd always ON

SK2 power consumption measurement:
 123 mA x 3.3V ≈ 40 mW => 0.6 mW/ch

Time between 2 bunch crosings:

4 Power pulsing lines : analog, conversion, dac, digital

Each chip can be forced on/off by slow control

Measurements					
Acquisition	88 mA , 290 mW	Duty Cycle =0.5%, 1.45 mW			
Conversion	27.3 mA, 90 mW	Duty Cycle =0.25%, 0.225 mW			
Readout	8.0 mA, 26.4 mW	Duty Cycle =0.25%, 0.066 mW			
Skiroc2 power consumption with Power pulsing: 1.7 mW ie 27 $\mu\text{W/c}$					

SKIROC2 Vienna TWEPP11

SPIROC2/SKIROC2

SPIROC2 : Si PM Readout Chip

- SIMILAR to SKIROC2

- similar dynamic range
- 0.1 pe 2000 p.e. (1 pe. = 160 fC)
- All backend similar
- But different preamplifer, 36 channels

With internal (auto) trigger And internal ADC



$(0.36m)^2$ Tiles + SiPM + SPIROC (144ch)



SKIROC2

Vienna TWEPP11



EUDET/AIDA ECAL technological prototype (2) Omega

 In each alveola: 2 layers of 1 to 7 Active Sensors Units (ASU)

1 ASU

- 1 kapton (HV bias of the PIN diodes)
- + 1 layer of PIN diodes
- + 1 PCB with embedded SKIROC2
- + 1 thermal drain (copper)





PCB with embedded Chip



FEV board



Devices bonded inside cavities, with total thickness below 1.2 mm

No external components

Bonding @CERN

SKIROC2 Vienna

a TWEPP11

CONCLUSION

- Good performance of SKIROC2:
 - 0.5 Mip (2 fC) up to 2000 Mip (8 pC) dynamic range
 - 0.1Mip noise (0.4 fC ie 2500 electrons), minimum threshold 0.5 Mip, autotrigger mode
- Many fine measurements to be continued
- Test with FEV and sensors to be done at system level (power pulsing, DAQ)
 DAQ: Poster ID-109
- 3rd generation of ROC chips to be done 2012-2013 within the AIDA program.



mega



SKIROC2 Vienna TWEPP11





BACKUP SLIDES

Orsay Micro Electronics Group Associated



Power pulsing lines timing

Power pulsing lines timing				mega
ACQ	CONV.	IDLE	READOUT	
PWR_ON_A (DAQ)				
PWR_ON_DAC (DAQ)				
PWR_ON_D (DAQ)				
	PWR_ON_ADC (DAQ)			
			PWR_ON_D_Internal (POD)	

CONVERSION:

HARDROC2: NO conversion SPIROC2: max time (Full chip)= 16 SCAx 2 (HG or LG/Time) x103 µs=3.2ms SKIROC2: max time (Full chip)= 15 SCA x2 (HG or LG/Time) x103 µs= 3 ms

READOUT:

HARDROC2: 127 (memory depth)x [64 channelsx 2 trigger bits + 24 BCID bits + 8 Header bits]=20 320 bits => 200 nsx20k=4 ms/ Full Chip (WORST case) SPIROC2: 16 SCAx2 (HG or LG/Time) x 36 ch x 16 ADC bits + 16 SCAx16 BCID bits + 16 Header bits= 18 704 bits => 3.8 ms/Full Chip (Worst case) SKIROC2: 15 SCAx2 (HG or LG/Time) x 64 ch x 16 ADC bits + 15 SCAx16 BCID bits + 16 Header bits= 30 976 bits => 6 ms/Full Fhip (Worst case)

> SKIROC2 2011, Sept 27th Vienna TWEPP11

Power On Digital Module: POD

- POD module ("Clock-gating") to handle for the 2 LVDS receivers clock (40 MHz and 5 Mhz) and save power:
 - Starts and stops the Clocks, switches OFF LVDS receivers bias currents



SKIROC2 Vienna

TWEPP11

mega

Power On Digital Sequence

- End of Conversion: clock stopped as not needed and LVDS receivers bias switched OFF
- **Readout**: Start ReadOut signal generated by the POD and stands for a PwrOnD => starts LVDS receivers and Clk.
- End of the ReadOut: The chip generates a EndRout signal which will be used by the next chip in the daisy chain to be read out.



SKIROC2

Vienna TWEPP11

mega

SKIROC2 One channel block scheme



MEMORY MAPPING of the ROC CHIPs

- HARDROC2: 127 events on 2 bits for 64 channels. Maximum of stored data is 20320 bits
 - No conversion
 - Readout worst case: 200 nsx20k=4 ms/ Full Chip (WORST case)
- SPIROC2: 16 events, 36 channels. 12 bits ADC for time and charge => max stored data = 18707 bits
 - Conv.: max time (Full chip)= 16 SCA x 2 (HG or LG/Time) x103 µs=3.2ms
 - RO: 3.8 ms/Full Chip (Worst case)
- SKIROC2: 15 events, 64 channels. 12 bits ADC for time and charge => max stored data= 30976 bits





SKIROC2

Vienna TWEPP11

mega

Bunch Crossing ID (24 bit)

Bunch Crossing ID (24 bit)

Bunch Crossing ID (24 bit)

Chn 48 (MSB) to Chn 63 (LSB)

Chn 32 (MSB) to Chn 47 (LSB)

Chn 16 (MSB) to Chn 31 (LSB)

Chn 0 (MSB) to Chn 15 (LSB)

Chn 48 (MSB) to Chn 63 (LSB

Chn 32 (MSB) to Chn 47 (LSB

Chn 16 (MSB) to Chn 31 (LSB

Chn 0 (MSB) to Chn 15 (LSB)

Chn 48 (MSB) to Chn 63 (LSB)

Chn 32 (MSB) to Chn 47 (LSB)

Chn 16 (MSB) to Chn 31 (LSB

Chn () (MSB) to Chn 15 (LSE

Charge measure Chn 35 (12 bit)

Charge measure Chn 0 (12 bit)

► E0 E1

► E0 E1

• E0 E1

E0 E1

E0 E1

E0 E1

• E0 E1

E0 E1

• E0 E1

• E0 E1

1168

SCA

► E0 E1

E0 E1 630

Chip ID (8 bit)

Chip ID (8 bit)

0 0 G H

0 0 G H

24

Event

Event



DAISY CHAIN: Main signals



COMMON to all the ROC chips

- StartAcq
 - □ Start acquisition, generated by DAQ

StartReadout:

□ Generated by DAQ, start of the readout

EndReadout

 $\hfill\square$ Generated by chip, End of the readout

ChipSat (Open Collector signal): Concreted by chip. (1.3): digital mom

- □ Generated by chip, « 1 »: digital memory is full or acq finished
- Dout: data out (OC signal)
- **TransmitOn** (OC signal)

Generated by chip, Data out are transmitted

Buffers integrated for OC signals





SKIROC2

Vienna TWEPP11

INTERFACE DAQ-ROC= DIF board

- Reception of the Slow Control parameters from a PC and transmission to the ASICs, launch acquisition, perform analog/digital readout and send all the data received from ASICs to a PC.
- Communication
 - with other DIFs
 - with DAQ either by USB or by HDMI
- The DIF should be able to handle more than 100 ASICs theoretically. The max which has been tested is 48
- Regulators + Decoupling capacitors located on the DIF





()mega



- Front-end ASICs embedded in detectorical
 - Very high level of integration
 - Ultra-low power with pulsed mode
 - 0.35 µm SiGe technology
- All communications via edge
 - 4,000 ch/slab, minimal room, access, power
 - small data volume (~ few 100 kbyte/s/slab)
- « Stitchable motherboards »



SKIROC2

Vienna TWEPP11 2011, Sept 27th

mega

ECAL