



John Coughlan, Sam Cook, Chris Day, Rob Halsall and Saeed Taghavi

Science & Technology Facilities Council Rutherford Appleton Laboratory Oxfordshire, United Kingdom

E-mail: john.coughlan@stfc.ac.uk





- European-XFEL
- Large Pixel Detector (LPD)
- LPD DAQ Card (FEM)
- FPGA Firmware 10G UDP/IP
- Status



European-XFEL DESY Hamburg



Experiments to start operation in 2015

Science & Technology Facilities Council

XFEL Eu-XFEL Bunch Structure



Electron bunch trains; up to 2,700 bunches in 600 μ sec, repeated 10 times per second. Producing 100 fsec X-ray pulses (up to 27,000 bunches per second).



XFEL Large Pixel Detector





Figure 1. 1Mega pixel prototype arrangement.



- 0.5 m x 0.5 m
- 16 SuperModules (SM)
- 1 DAQ card per SM
- 128 ASICs per SM
- Delivery in 2013







European XFFI

LPD ASIC



- 130 nm IBM
- 16 x 32 pixels
- Large Dynamic range
 - ~1 10**5 photons
- 3 x Gains stored
- Analogue Pipeline Memory
- 512 samples deep
- Triggered Operation
- Digitise @12 bits and serial readout

Store in Pipeline during Bunch Train Readout all 3 Gain values during long 99 msec gap

RAL Micro-Electronics Paper submitted to IEEE NSS Valencia



XFEL LPD Data Acquisition



Science & Technology Facilities Council



LPD DAQ Card FEM



x 16

LPD Detector (STFC)

XFEL XFEL Data Acquisition





MicroTCA (Physics Ext)

Clock & Controls and Veto Systems (UCL & DESY) See Poster Session

8 U system



XFEL XFEL Data Acquisition





Clock & Controls and Veto Systems (UCL & DESY) See Posters Session



see Poster Session "Train Builder Data Acquisition System for the European-XFEL"

European XFEI **FEM Functional Units**





XFEL FEM Clock Domains





XFEL LPD FEM Side 1



Science & Technology Facilities Council







LPD



XFEL LPD FEM Side 2





LPD

PCB 16 layers (8 signal)

XFEL FPGA Units Overview



Virtex 5 FX100T FPGA (Dual PPC cores)



XFEL FPGA ASIC Unit







European XFEL **Testing Bench with LPD ASIC**







Pseudo-Random Data Image

MatLab UDP RS232 control

XFEL FPGA 10G UDP/IP Firmware Module



Xilinx "Local Link" Interfaces to Power PC DDR2 Memory Controller And ASIC Data Receiver Module



10GbE UDP/IP Firmware Module





Chelsio T4 NIC Quad 10G SFP+

- x8 PCIe Gen2
- UDP API "Direct Driver" to App Memory

XFEL LPD Software

- FPGA Embedded System Dual PPC Cores
- Core #1 for DDR2 DMA Memory Controller
- Core #2 Running Xilkernel / lightweight IP stack (LwIP)
- Have TCP control protocol over TCP/IP
- Control resources on board (GPIO, I2C, EEPROM)
- FEM support library library & applications (C & Python) for rapid prototyping developed
- GDA GUI based controls system as used on Diamond Light Source at Rutherford



FPGA Embedded Software Xilinx EDK



PC Software

XFEL FEM Status



- 4 FEM cards assembled. All passed JTAG without error.
- All components pass functional tests.
- FPGA 10G UDP/IP working with DESY FMC to PC NIC.
- Clock and Controls and Slow Controls GbE working.
- FEM reading out images from LPD ASIC module.
- Emulating Train Builder interface with FPGA dev boards.
- Manufacturing another 20 FEMs for LPD (and Medipix)
- Test FEM in LPD SuperModule in 2012
- Ready for LPD 1 Mega-pixel detector 2013





Thank you

Acknowledgements:

LPD Collaboration (STFC Rutherford Appleton Laboratory) M. Zimmer, I. Sheviakov (DESY) C. Youngman (XFEL)

Posters Session:

"Design of the Train Builder Data Acquisition System for the European-XFEL" John Coughlan et al.

"Design and Development of Electronics for the EuXFEL Clock and Control System" Erdem Motuk et al.