Characterization of a commercial 65nm CMOS technology for SLHC applications

S. Bonacini, P. Valerio
CERN PH/ESE/ME
sandro.bonacini@cern.ch

(PH/ESE/ME Section Meeting 02/03/2012)

Motivation

- Future vertex detectors for high energy physics experiments can benefit from modern deep submicron technologies
  - Scaling is necessary to improve the performances of pixel detectors
    - Smaller pixel sizes (pitch)
    - More “intelligence” in each pixel
- In general, the expected advantages in porting a front-end circuit to a more advanced technology include
  - A much more compact digital part (reduction in area of ~60% compared to 130nm technology)
  - Lower noise equivalent charge, due to the reduced capacitances associated with smaller pixels
- Studies on radiation hardness of the selected technology are needed
  - A set of test chips was designed, fabricated and tested to assess radiation hardness and functionality of both analog and digital test structures

Drawbacks of 65 nm

- Higher gate leakage current

	65nm technology	130nm technology
Minimum gate length	60nm	120nm
Metal layers	10	8
Power supply	1.2 V - 1.0 V	1.5 V - 1.2 V
Gate leakage	350 pA/μm^2	20 pA/μm^2
Channel leakage (at minimum length)	211 pA/μm	400 pA/μm
Typical transistor leakage (minL,3minW)	84 pA	290 pA

- More stringent design rules: ELT transistors are not allowed, more difficult to achieve an optimal layout.
  - OPC rules: avoid jogs, zigzag, shapes like “L”, “U” or ring, …
- Deep submicron technologies are not optimized for analog designs
  - Smaller dynamic range due to the lower power supply reduces the possibilities to use some structures (such as cascoded stages). Multiple stages, with possible stability issues, are needed to achieve a high gain.
    - This problem is moreover aggravated by the lower output resistance of the MOSFETs which lowers the gain of the single stages.
- Higher cost of tape-out compared to older technologies
  - Strong push for 1st working silicon
  - Push for more IP re-usage?

Sandro Bonacini - PH/ESE - sandro.bonacini@cern.ch

Test structures, measurement setup

- One chip with digital logic
  - Assembled with foundry standard cells, pads and IP blocks
  - Packaged, functional tests & irradiation measurements run on a custom test board
  - Shift-register
    - 64 kbit
  - Ring oscillator
    - 1025 inverters
  - SRAM (from foundry compiler)
    - 56 kbit
  - Irradiation up to 200 Mrad X-rays while operating
- One chip with devices and analog structures
  - Transistor devices
    - Irradiation & measurement at probe station, no bonding
  - Analog blocks
    - Preamplifier
    - Discriminator
    - Binary weighted DAC
    - Sub-binary radix DAC
  - Irradiation up to 200 Mrad X-rays under worst-case static bias





TID effects on CMOS technology



2. Effects in the thick lateral isolation oxide (STI) between source and drain of a transistor

1. Effects in the thin gate oxide

- Threshold voltage shift
- Leakage current

Core NMOS, threshold voltage shift



- Up to ~20mV shift for 200 Mrad
  - Some rebound effect visible for narrow devices
    - in 130nm: was 150mV
- At high doses Vth shift is positive for wide devices, negative for narrow devices
  - STI edge oxide traps considerable charge (RINCE)
- Subtreshold slope does not change significantly

Core NMOS, leakage current



- Less than 10× increase in leakage for wide devices (W > 360nm)
- Narrow devices have up to 2.5 orders of magnitude increase
- Better performance with respect to 130nm

Core NMOS, leakage vs spread



- Radiation-induced leakage variation is comparable to transistor parameter spread

Core NMOS, leakage current



F.Faccio et al., "*Radiation-induced edge effects in deep submicron CMOS transistors*", IEEE Tr. Nucl. Sci. 2005



- 65nm has better performance with respect to 130nm: (**Plots are in the same scale**)
  - a rebound effect is visible in 130 nm:
  - all 130nm devices are peaking at ~100nA
  - Narrow devices increase I_{leak} by 3 orders of magnitude
  - I_{leak} is ~1nA @136 Mrad

I/O NMOS, threshold voltage shift



- Vth shift is positive at high doses
  - Up to ~200mV for 200 Mrad
    - $V_{th,0}$ is ~500mV
  - Interface states seem to dominate over trapped charge
  - Some rebound effect visible for narrow devices
- Bigger shift for narrow devices
- Similar to 130nm
  - max 170mV @136Mrad

I/O NMOS, leakage current



- Increase in leakage by 2 orders of magnitude
  - Most around 1 Mrad, then saturates
  - No rebound within 200 Mrad
- Enclosed Layout Transistor (ELT) structure is advised

I/O NMOS, leakage current





- Comparison with 130nm: (**Plots are in the same scale**)
  - devices had I_{leak} peaking at 1uA @ 2Mrad
    - had ~5-6 orders of magnitude increase
  - Similar current 100pA@136Mrad
  - 90 nm technology looks like 130nm (same foundry)

Core PMOS, threshold voltage shift



- PMOS Vth shift limited to 60 mV
  - trapped charge and interface states sum up
  - More evident for narrow devices
  - Less than 10mV for transistors with W>1um
- Compared to other technologies
  - Better performance than 130 nm
    - had up to 90mV @136Mrad
    - 30mV for wide devices
  - In a 90 nm tech we observed a similar effect: 70mV @ 200Mrad

Core PMOS, $g_{m,max}/I_{on}$ reduction





- Radiation kills maximum $g_{m,max}$ (strong inversion)
  - ...but not g_m in weak inversion region
- Could influence the speed of digital logic
  - Affects only PMOS

I/O PMOS, threshold voltage shift



- Considerable shift of the threshold voltage
  - Up to 800 mV (+160%) for 200 Mrad
    - V_{th0} is ~550mV
  - More pronounced for narrow channel transistors
  - Devices turn off
    - Design must be oversized
- Worse performance than in 130nm
  - Had max 450mV shift @136Mrad
- Similar to 90 nm
  - Seen 600mV @200 Mrad

I/O PMOS, $g_{m,max}/I_{on}$ reduction





- Similar effect on $g_{m,max}$ in strong inversion as seen for core devices
- Maximum drive current is greatly reduced due to V_{th} and g_m decrease

Digital test structures #1



- Measured static and dynamic currents of SRAM and shift-register
  - Dynamic test run @ 30MHz
- SRAM static current increases by 300×
  - Dynamic current reflects this change with a small increase
  - Ultra-narrow devices are used in the SRAM from foundry (W=80nm)
  - Peak current at ~2-3 Mrad
    - Dependent on dose rate (?)



- Shift-register static current changes very little
  - Dynamic current practically constant (decrease!)
    - ~12.5 nW/MHz per D-FF
- Visible partial annealing effect at room temperature
  - Time constant ~ 1.5 hours

Digital test structures #2



- Negligible changes in I/O pad currents
  - 39 I/O pads @2.5V supply

- Ring oscillator
  - Logic slows down with radiation
    - -13.8%
    - Must keep margin in digital design
    - Due to PMOS drive current reduction
  - Current and speed remain proportional
    - ~ 3 nW/MHz for 1 inverter



SEU test results – heavy ion beam



- No substantial differences between static test and dynamic test run at 30 MHz
- Evidence of 1 clock root SEU hit
- SRAM cell is 13× smaller than DFF



- Max 1.7× increase in cross-section with reduced power supply voltage @ 0.9V

SEU test results, tech. comparison

- 65nm seems to saturate at a cross-section 3.4× smaller than 130nm
  - About proportional to 4× area reduction
- 90nm registers were custom-made (not standard cells)
  - Higher saturation cross-section though area is ½ of cell in 130 nm
- LET thresholds are less than 1.1 MeVcm2/mg for all technologies
- Note: SEU-robust cells are well below 10^{-10} cm^2/bit



Multiple Bit Upsets (MBUs) in SRAM





- Plots above are @1.2V supply
- Most MBUs occur in adjacent cells along n-wells
  - (...along bit-lines and not along word lines, due to internal SRAM structure)
- Lower power supply worsens MBU contribution (up to 7-BU @0.9V, 0 deg)
- Shift-register MBUs are negligible: <1% (though 2-BU and 3-BU were seen)

Thank you…

- 65 nm demonstrates a better radiation hardness than previous generation technologies
  - No ELT for digital logic
    - …but W_{PMOS}>360nm helps limiting drive/speed loss
  - I/O devices still need ELT
    - PMOS might need to be oversized
  - SEU performance is better as sensitive areas are smaller
    - But beware in using more logic in chips
    - More evident MBUs
- Future plans
  - Annealing effects on single transistors
  - X-ray irradiation @ low temperature (-30 °C)