#### SLID-ICV interconnection technology for the ATLAS pixel upgrade at HL-LHC

interconnected with SLIDAnna Macchiolo

L. Andricek, H.G. Moser, R. Nisius, R.H. Richter, P. Weigell

L. Andricek, M. Beimforde, H.G. Moser, R. Nisius, R.H. Richter, P. Weigell Max-Planck-Institut für Physik & MPI Halbleiterlabor (HLL)

Munich

Munich

In collaboration with

In collaboration with

Physik & MPI Halbleiterlabor (HLL)



**© Fraunhofer EMFT / Bernd Mueller**

A. Macchiolo, **Topical Workshop on Electronics for Particle Physics 2011** <u>.</u><br>TWEPP 2011, Topical Workshop on Electronics for Particle Physics, 26-30 September 2011, Vienna

## Benefits of vertical integration technology for HEP

 $\triangleright$  Requirements for Pixel Upgrades at HL-LHC:

Finer granularity to reduce occupancy and improve resolution  $\rightarrow$ Multi-tier ASIC with Through Silicon Vias (Via first approach)

Reduced material budget for better impact parameter resolution  $\,\rightarrow\,$ thin sensors and ASIC

Highly radiation resistant detectors  $\rightarrow$  thinner sensors

Larger fraction of active area  $\rightarrow$ 4-side buttable ASIC with Via first or Via last approach





#### MPP 3D R&D Program: demonstrator module

- Step I:
	- ATLAS FE-I3 ASIC thinned to 200 µm
	- n-in-p pixel sensors of 75 m active thickness
	- thin sensors / ASIC interconnection using SLID
	- No TSV, integrated fan-out on sensor for service connection
- Step II:
	- •TSV etched in the read-out chip on the front-side on every wire bonding pad to route signal and services to the ASIC backside
	- ASIC thinned to 50 µm
	- thin sensors /ASIC interconnection using SLID



## MPP 3D R&D Program: demonstrator module

- Step I:
	- ATLAS FE-I3 ASIC thinned to 200 µm
	- n-in-p pixel sensors of 75 m active thickness
	- thin sensors / ASIC interconnection using SLID
	- No TSV, integrated fan-out on sensor for service connection
- Step II:
	- •TSV etched in the read-out chip on the front-side on every wire bonding pad to route signal and services to the ASIC backside
	- ASIC thinned to 50 µm
	- thin sensors /ASIC interconnection using SLID







#### MPP 3D R&D Program: demonstrator module

- Step I:
	- ATLAS FE-I3 ASIC thinned to 200 µm
	- $\bullet$  n-in-p pixel sensors with 75  $\mu$ m active thickness
	- thin sensors / ASIC interconnection using SLID
	- No TSV, integrated fan-out on sensor for service connection

#### ■ Step II:

- TSV etched in the read-out chip on the front-side on every wire bonding pad to route signal and services to the ASIC backside
- ASIC thinned to 50 µm
- $\bullet$  thin sensors /ASIC interconnection using SLID





### Sensor thinning technology at MPP-HLL



 $\triangleright$  The process has been completed including step #4. The handle wafer has been used as a support during the ASIC interconnection phase. Backside etching demonstrated in other productions



#### $\triangleright$  Production characteristics:

- 8 n-in-p 6" wafers with ATLAS FE-I3 compatible sensors
- Different active thicknesses: 75μm and 150μm
- Ш Pre-irradiation characterization:
	- Excellent device yield (79/80)
	- Low currents (~10 nA /cm $^2)$
	- Good HV behaviour (V<sub>bd</sub> >>V<sub>fd</sub>)

### Sensor thinning technology at MPP-HLL



 $\triangleright$  The process has been completed including step #4. The handle wafer has been used as a support during the ASIC interconnection phase.



# **EMFT SLID Process**

#### **Metallization SLID (Solid Liquid Interdiffusion)**



- Alternative to bump bonding (less process steps "lower cost" (EMFT)).
- Small pitch possible ( $\sim 20 \ \mu m$ , depending on pick & place precision).
- Stacking possible (next bonding process does not affect previous bond).
- Wafer to wafer and chip to wafer possible.
- **However: no rework possible.**



# **EMFT SLID Process**

#### **Metallization SLID (Solid Liquid Interdiffusion)**



- Alternative to bump bonding (less process steps "lower cost" (EMFT)).
- Small pitch possible ( $\sim 20 \ \mu m$ , depending on pick & place precision).
- Stacking possible (next bonding process does not affect previous bond).
- Wafer to wafer and chip to wafer possible.
- **However: no rework possible.**



#### **Daisy chains: wafer Daisy chains: wafer -to -wafer SLID wafer SLID**



 $\triangleright$  Aim: determine the feasibility of the SLID interconnection within the parameters we need for the ATLAS pixels.

 $\triangleright$  SLID efficiencies measured with daisy chains structures (wafer to wafer connections).



A. Macchiolo et al. "Application of a new interconnection technology for the ATLAS pixel upgrade at SLHC"

<http://cdsweb.cern.ch/record/1234896/files/p216.pdf>

# Chip to wafer SLID interconnection (with handle wafer)



The chips on the handle wafer suffer from strong misalignment with respect to the nominal positions.

# Chip to wafer SLID interconnection (with handle wafer)



After SLID interconnection and handle wafer removal

handle wafer wat de gewone waard

 $\overline{a}$ 

# Chip to wafer SLID interconnection (with handle wafer)





FE-I3 chips (mostly not electrically FE-I3 chips (mostly not electrically functioning) used to improve the functioning) used to improve the pressure homogeneity on the wafer pressure homogeneity on the wafer during the SLID interconnection during the SLID interconnection





**Measured misalignment** 

# **SLID Module measurements**

- SLID modules glued and wire-bonded to a modified version of the ATLAS pixel detector board (Bonn University)
- Measurements performed with the ATLAS USBPix read-out system



# Overview of the 5 SLID modules tested

- **The five sensors and the chips are all functional**
- Leakage current below 100 nA for all SCMs
- Breakdown voltages exceed 120V full depletion around 40V
- Chips can be tuned between 2500 and 3500 e with a small threshold dispersion
- The charge collection with  $90$ Sr source scans homogenous over the five devices



#### Modules tested

#### <sup>90</sup>Sr Source Scans before irradiation



#### Performance after irradiation





#### Problem with contact opening in BCB passivation





**BCB (BenzoCycloButhene) passivation** deposited to planarize the sensor surface before Cu and Sn electroplating

**Badly defined BCB contact openings** observed in 2 sensor wafers not yet electroplated  $\rightarrow$  pattern fully compatible with the distribution of unconnected channels in the modules

Unconnected channels are not an intrinsic SLID problem! intrinsic SLID problem!

#### Possible solution to the BCB contacts problem





- Applied at IZM Berlin a descum process in a SF $_{\rm 6}$  plasma to clean and increase the openings
- An optical inspection has shown that the contacts have improved all over the pixel structures
- **Process performed on the sensor wafers** to be interconnect to the chips with TSV after electroplating

#### Connection strength  $\cdot$ – Pull out tests



# **Through Silicon Vias processing**













SACVD Pad Planarization, TSV Litho, Etching with Bosch process, cross section ~4x10  $\mu$ m<sup>2,</sup> depth=60 μm

TSV Isolation with SACVD SiO $_2$  ~ 300 nm

TSV Filling with TiN seed + CVD W

Electroplating of Cu on the front side



Fraunhofer

**EMFT** 

Bonding to handling substrate, thinning to 50 μm

Exposure of W in TSV and Alu spattering for creation of pads on the back-side

#### **Through Silicon Vias processing**





# TSV in the FE-I3 chips

# Fraunhofer TSV

- $\triangleright$  First etching trials on dummy wafer
- Performed in the un-thinned FE-I3 chips of one designated test-wafer
- **Etched to a depth of**  $\sim 60 \mu m$
- **Optimize the trench width to obtain the** same depth as in the TSV

#### $\triangleright$  Process plan of the hot FE-I3 wafer

- **Local planarisation of the fan-out pads by** depositing and etching of SACVD-Oxide
- **Perform via etching and filling in the hot** FE-I3 wafer





Connect the readout chip with SLID to the hot sensor wafers

#### **Summary and Outlook**

 FE-I3 modules functional after SLID Interconnection, with extremely good FE-I3 modules functional after SLID Interconnection, with extremely good performance (low noise, threshold dispersion, charge collection) before and after performance (low noise, threshold dispersion, charge collection) before and after irradiation

- SLID withstands thermal cycling SLID withstands thermal cycling
- Challenging chip alignment on the handle wafer Challenging chip alignment on the handle wafer
- FE-I3 modules functional after SLID Interconnection, with extremely good<br>performance (low noise, threshold dispersion, charge collection) before and after<br>irradiation<br>SLID withstands thermal cycling<br>Challenging chip alignm Systematic increase of not connected channels for a fraction the modules close to Systematic increase of not connected channels for a fraction the modules close to the wafer center $\rightarrow$  due to the BCB contact opening, not related to the interconnection technology interconnection technology

#### Plans

- Optimize pick and place of the chips on handle wafer with new machines
- Test the SLID december of concerning the SLID-TSV model when  $\frac{1}{2}$  $\textcolor{red}{\bullet}$  Full SLID assembly of sensors and FE-I3 chips with TSV
	- Test the TSV approach on new ATLAS FE-I4 chip Test the TSV approach on new ATLAS FE-I4 chip

# A. Macchiology<br>A. Macchiology<br>A. Macchiology<br>27<br>27 **Back-up Slides**





#### Thin pixels for the ATLAS pixel Upgrade

- ATLAS pixel system for the Phase 2 Upgrade: In the inner layers radiation doses of 1-2x10<sup>16</sup> n<sub>eq</sub>/cm<sup>2</sup> are foreseen
- **Higher electric fields in thinner devices at equal**  $\mathsf{V}_{\mathsf{bias}}$ **: at HL-LHC fluences higher** CCE is expected (larger drift velocity, charge multiplication)
- **Minimize material and multiple scattering**

Charge collection efficiency measured with thin p-type strip sensors produced by MPP-HLL – Alibava read-out system



A. Macchiolo et al. <http://dx.doi.org/10.1016/j.nima.2010.11.163>

**• Pixel with lower noise are an indication of unconnected channels** 





Column #

0

17

#### Connection map of SLID 7 module



#### Causes of SLID inefficiency – BCB openings

**BCB** passivation not completely open





#### New daisy chain production for SLID testing

- FE-I4 geometry, daisy chains with 26800 pads each
- **Arranged in the most regular pattern possible**
- Test of the placement on the handle wafer with new flip-chipping machine at EMFT
- SLID efficiency with measurements of the electrical continuity



EMFT can do the copper electroplating in house, tin will be available in October (subcontracted to IZM Berlin in the past).

#### **SLID Module 9: Charge Collection**

