




FATALIC, a wide dynamic range integrated circuit for the tilecal VFE Atlas upgrade

N. Pillet, J. Lecoq, X. Soumphonhakdy, J. Bonnard, H. Chanal, S. Manen,
L. Royer, P-E. Vert, F. Vazeille, D. Pallin, L.P.C. Clermont Ferrand


Application :
Readout channel for the Tile calorimeter of s-ATLAS experiment.



- Specificities of the CC :**
- « Super common gate » input
→ Input impedance $\approx 1 \Omega$.
 - Double copy of the current allowing a differential output.
 - Mirror stage for a suppress of the quiescent current.
 - Three different output stages
→ three gains 64, 8 and 1 (normalized on 1V at the output), for an input current from 625 nA to 62,5 mA.
 - Developed in **IBM CMOS 130 nm** technologie, voltage power of 1.6 V.



- Amplifier specifications :**
- Amplifier without common mode feedback
 - Open loop gain : 4400
 - Phase Margin : 55°
 - GBW : 260 MHz
 - Noise : $60 \mu\text{V rms}$
 - Power consumption : 6,8 mW



- Dimensions :**
- Chip 1 : $120 \mu\text{m} \times 995 \mu\text{m}$
 - Chip 2 : $445 \mu\text{m} \times 760 \mu\text{m}$
- 