

# Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade





Nicolas Dumont Dayot, LAPP on behalf of the ATLAS Liquid Argon Calorimeter Group

# Outline

- **Context**
- **Motivations**
- **ROD evaluator**
- **ATCA test board**
- **ATCA controller mezzanine**
- **Summary**

# Context



# Motivations

## **We need :**

- High input and output bandwidth
- High speed communications between boards
- Powerful signal processing

## **This is why ATCA platform was chosen:**

- High speed and high density communications between boards over backplane
- Large boards (32x28 cm)
- Possibility of rear transition modules (RTM), and mezzanines card (AMC)
- Reliability (hot swap, real time diagnostic)


## **We want to build an ATCA board to evaluate:**

- ATCA specifications (Intelligent Platform Management Interface 'IPMI' facilities)
- Management through Ethernet (Firmware upgrade, DSP configuration, monitoring...)
- Many 12x10Gbps incoming optic fibers
- High speed and high density board.
- High power DSP cells from FPGA

**For that we have designed a board called "ROD evaluator" and an IPM Controller Mezzanine board**


# ROD evaluator

## Synoptic



# ROD evaluator

## Design



### CAD completed :

- 16 layers
- Minimum lines width : 75  $\mu\text{m}$
- Laser and blind buried vias



Cost =\$\$\$\$\$

### Before launching production :


- > Test FPGA building blocks
- > Test FMC mezzanine with IPMC

### We have designed 2 boards:

- > ATCA controller mezzanine board
- > ATCA test mother board

# ATCA test board

## Synoptic



## Tests of :

### FPGA building block


- Boot from CPLD & parallel Flash
- Communications with DDR3 & Flash

### ATCA CTRL Mezzanine :

- IPMC (IPM Control) through IPM Bus
  - => Communication with Shelf manager
- ATCA power supplies management
  - => Hot swap (insertion switch)
  - => Enable DC/DC
- Alarm/failure diagnostic
- Board configuration through Ethernet
  - => Firmware upload
  - => Optimal filtering coefficient upload
  - => Sensor reading
  - => Etc..

# ATCA test board

## Mother board tests



### Tests done :

#### Power supply

-> Sequence to fix FPGA silicon bug

#### FPGA boot from CPLD and FLASH

-> Selection of 2 firmwares in FLASH

#### FLASH access with the FPGA

-> NIOS

#### DDR3 communication

-> Access up to 1000Mb/s

#### LVDS links with FMC through connectors

-> Data rate up to 400Mb/s

### Next steps :

- JTAG chain (multiplexer)

- Ethernet link on Base interface (J2)


- Sensor readings (SPI)

- FPGA<->FMC protocol



# ATCA Controller mezzanine

## Hardware



### FMC (FPGA Mezzanine Card) :


- High pin count
- Up to 160 links (74 differential links)

### FPGA :


- Xilinx Spartan 6 : highly configurable I/O
- Boot from SPI Flash
- All FMC connector I/O driven by FPGA
- > Bridge to the external world
- > single lines or LVDS signals

### µC :

- ARM cortex M3 processor : TI LM3S9B92
- Ethernet/USB/JTAG interfaces
- IPMC implementation
- JTAG master implementation




# ATCA Controller mezzanine Software



# ATCA Controller mezzanine

## Hardware tests



### FPGA interfaces:

#### Tests done :

- Boots from configuration SPI Flash
- SPI Flash loaded by μC
- μC <-> FPGA communications
- LVDS signals data rate up to 400Mb/s
- External I2C temperature sensor reading

#### Next steps:

- External I2C EEPROM management
- DC/DC converter I2C management
- Protocol with FPGA on carrier board
- 2<sup>nd</sup> SPI Flash management

### μC interfaces:

#### Tests done :

- USB/JTAG/Ethernet : boot from Ethernet

#### Tests on going:

- IPMC (described in next slide)
- JTAG master (described in next slide)

#### Next steps :

- Configuration and monitoring of the carrier board

# ATCA Controller mezzanine

## JTAG master

### JTAG control:

- JTAG chain controlled by either external connector or  $\mu$ C configured as JTAG master
- Programming through Ethernet (via  $\mu$ C)

### $\mu$ C as JTAG master : tests done

- .xsvf files player validated to program the FPGA
- .jam files player to program parallel FLASH via CPLD abandoned
  - => not enough memory space in  $\mu$ C
  - => programming time too long
  - => the Flash will be uploaded through the FPGA and not the CPLD
  - => the CPLD only help to boot the FPGA at power up

### $\mu$ C as JTAG master : tests on going

- JTAG chain multiplexer configuration on mother board
  - => SCANSTA111 configured by JTAG commands

# ATCA Controller mezzanine IPM Controller

## Specifications :

- PICMG 3.0 R3.0 – ATCA base specification
- IPMI v1.5 and relevant subset of IPMI v2.0

## Development :

- Based on open source CoreIPM
- IPMB-L (IPM Bus local for AMC) not supported : suited only for ATCA board


## ATCA state machine : almost validated

- Hot swap (handle switch), hardware address, ATCA LED, DC/DC enable, temperature sensor
- Mother board EEPROM with board information not yet handled
- Under stress test to detect reliability issues and improve robustness
  - => state machine code shall never fail
  - => tested with power up/down cycles every 5s during 24 h

## Event generator : next step

- Events sent to Shelf manager in case of alarm/failure

# ATCA Controller mezzanine FRU & SDR generator



**FRU (Field Replaceable Unit) data :**

- Identity of the carrier board  
=>Ex : IO description on J2 connector

**SDR (Sensor Data record) :**

- Sensors description of the carrier board  
=>Ex : handle switch, temperature sensor

**FRU generator : done**

- Will be used to load the EEPROM

**SDR generator : next step**

# ATCA Controller mezzanine

## Example of info to Shelf manager

The screenshot shows a web browser window titled "Pigeon Point™ Shelf Manager, Board Information - Windows Internet Explorer". The address bar shows the URL "http://lapp-sm10/cgi-bin/shmm/board.cgi". The page content is titled "Board Information" and includes the text "Verbose mode turned on".

The main content area displays the following text:

```
Physical Slot # 3
92: Entity: (0xa0, 0x60) Maximum FRU device ID: 0x...
   PICMG Version 2.1
   Hot Swap State: M3 (Activation In Process), Prev...
   Device ID: 0x00, Revision: 0, Firmware: 1.00 (ver...
   Manufacturer ID: 0abba0, Product ID: 2011, Auxiliary Rev: 00...
   Device ID String: "LAPP_IPMC "
   Global Initialization: 0xc, Power State Notification: 0xc, Device Capabilities: 0x29
   Controller provides Device SDRs
   Supported features: 0x29
     "Sensor Device" "FRU Inventory Device" "IPMB Event Generator"

92: FRU # 0
   Entity: (0xa0, 0x60)
   Hot Swap State: M3 (Activation In Process), Previous: M2 (Activation Request), Last State Change Cause: Change Commanded by shelf Mana
   Device ID String: "LAPP_IPMC "
   Site Type: 0x00, Site Number: 03
   Current Power Level: 0x01, Maximum Power Level: 0x01, Current Power Allocation: 50.0 Watts

Physical Slot # 7
82: Entity: (0xa0, 0x60) Maximum FRU device ID: 0x04
   PICMG Version 2.2
   Hot Swap State: M4 (Active), Previous: M7 (Communication Lost), Last State Change Cause: Communication Lost (0x4)
   Device ID: 0x12, Revision: 0, Firmware: 1.51 (ver 1.5.1), IPMI ver 1.5
   Manufacturer ID: 005f13, Product ID: 6900, Auxiliary Rev: a3000020
```

A callout bubble with a light green background and a tail pointing to the FRU information contains the text: **FRU : current and previous ATCA state, ID, version,...**

The browser's status bar at the bottom shows "Terminé" on the left and "Intranet local | Mode protégé : désactivé" on the right, along with a zoom level of 105%.

# Summary

**We have designed an ATCA ROD Evaluator board to evaluate the functionalities needed by the next generation ROD in the context of the ATLAS LAR upgrade:**

- Large number of fast links (High speed and high density board)
- Recent generation of FPGA (many DSP cells and Ser-Des) and optical receivers
- ATCA platform

**For the control of that board, we have designed a generic ATCA IPMI Controller mezzanine in the FMC format.**

- Acts as an IPM Controller
- Direct Ethernet access
- Uploads the FPGA firmware and other parameters
- Monitors the board parameters

**This mezzanine and its software is currently tested on an ATCA Test board we have designed**

**Tests performed have been successful, but much work still need to be done !!!**