


Paul Leroux (paul.leroux@esat.kuleuven.be), Jens Verbeeck (jens.verbeeck@esat.kuleuven.be),
Marco Van Uffelen (Marco.VanUffelen@f4e.europa.eu), Michiel Steyaert (michiel.steyaert@esat.kuleuven.be)


Abstract - The conceptual design of a MGy tolerant configurable discrete time signal conditioning circuit in a 0.13 and 0.7 μ m CMOS technology is presented, for use with resistive sensors like strain gauge pressure sensors. The design features a differential preamplifier using a Correlated Double Sampling (CDS) architecture at a sample rate of 20kHz. Furthermore, a high voltage buffer and level shifter is presented in the 0.7 μ m design. The gain is digitally controllable between 27 and 400. The nominal input referred noise voltage is only 8.6 μ V at room temperature. The circuits have a simulated radiation tolerance of more than 1MGy. Simulations were based on results obtained from [1,2].



Architectures and simulations


Input

millivolt signal form Wheatstone bridge



Architecture preamplifier


The circuit uses an folded cascode OTA in switched capacitor correlated double sampling configuration [3].



Gain control

$$A_v = \frac{C_1}{C_2}$$

$$A_v = \frac{400}{n} \quad n=1:15$$




Design 0.7 μ m

Maximum Vth shifts [1]

TID (MGy)	1
Vth _{NMOS}	-500mV
Vth _{PMOS}	+500mV

Output of complete amplifier for 500Hz and 1mV input.




Design 0.13 μ m


Maximum Vth shifts [2]

TID (MGy)	1
Vth _{NMOS}	-40mV
Vth _{PMOS}	+45mV

Output of complete amplifier for a 500Hz and 300 μ V input




Voltage buffer and level shifter




- Integration of high voltage buffer
- High output swing
- Input noise = 8.5 μ V or 22nV/V(Hz)
- P_{PREAMP} = 1mW

Voltage buffer




- Lower output swing
- Input noise = 8.6 μ V or 22nV/V(Hz)
- P_{PREAMP} = 1.5mW


Temperature and Radiation behavior




The total nominal input referred integrated noise voltage is 8.5 μ V, 8.3 μ V after irradiation and 9.2 μ V after irradiation at 85 $^{\circ}$ C



OTA output voltage for a 3mV 500Hz input and a gain setting of 400. Remains identical after 1MGy.



OTA output voltage for a 300 μ V 500Hz input and a gain setting of 400. Remains identical after 1MGy.



The total nominal input referred integrated noise voltage is 8.6 μ V, 9 μ V after irradiation and 9.6 μ V after irradiation at 85 $^{\circ}$ C

Conclusion – The conceptual design of an instrumentation amplifier has been presented showing a 1MGy radiation tolerance within a temperature ranging from 0 $^{\circ}$ C to 85 $^{\circ}$ C. The CDS architecture offers the benefit of intrinsic rejection of both offset and 1/f noise. This is especially important in radiation environments as the 1/f noise, related to surface defects, tends to increase under radiation as defects are created at the gate oxide channel interface. Furthermore, both designs show that the voltage gain has a guaranteed accuracy of 1.5% over the whole gain range under extreme conditions. In addition, the 0.7 μ m design presents a buffer which allows high voltage output levels.

References:

- [1] P. Leroux, S. Lens, M. Van Uffelen, W. De Cock, M. Steyaert, F. Berghmans, "Design and Assessment of a Circuit and Layout Level Radiation Hardened CMOS VCSEL Driver", IEEE TNS, vol. 54, pp. 1055-1060, Aug. 2007.
- [2] F. Faccio and G. Cervelli, "Radiation induced edge effects in deep submicron CMOS transistors", IEEE TNS, Vol.52, no.6, pp. 2413-2420, Dec. 2005
- [3] W. Claes, W. Sansen and R. Puers, "Design of Wireless Autonomous Datalogger IC's", published by Springer, 2005.