


# The **MONOLITH** project: towards **picosecond timing** with monolithic silicon

Giuseppe Iacobucci — Université de Genève



UNIVERSITÉ  
DE GENÈVE




Swiss National  
Science Foundation



European Research Council  
Established by the European Commission

- Funded by the H2020 ERC Advanced grant 884447<sup>[1]</sup>,  
**July 2020 - June 2025**
- Monolithic silicon sensor able to:
  - ▶ precisely measure 3D spatial position
  - ▶ provide picosecond-level time resolution
- Four working packages:
  1. Optimisation of **sensor geometry for timing**
  2. Optimisation of **gain layer, radiation hardness**
  3. Fast and low-noise **SiGe BiCMOS electronics**
  4. Novel sensor concept:  
the Picosecond Avalanche Detector (**PicoAD**)




[1] MONOLITH H2020 ERC Advanced Project Web Page - <https://www.unige.ch/dpnc/en/groups/giuseppe-iacobucci/research/monolith-erc-advanced-project/>



European Research Council  
Established by the European Commission

# The **MONOLITH** Project

Our recipe for  
picosecond timing  
with silicon:





# The UniGe Silicon Team




European Research Council  
Established by the European Commission



**Giuseppe Iacobucci**

- project P.I.
- System design



**Lorenzo Paolozzi**

- Sensor design
- Analog electronics



**Didier Ferrere**

- System integration
- Laboratory tests




**Sergio Gonzalez-Sevilla**

- System integration
- Laboratory tests



**Thanushan Kugathasan**

- Lead chip design
- Digital electronics



**Roberto Cardella**

- Sensor design
- Laboratory tests



**Yannick Favre**

- Board design
- RO system




**Stéphane Débieux**

- Board design
- RO system



**Stefano Zambito**

- Laboratory tests
- Data analysis



**Mateus Vicente**

- System integration
- Laboratory tests




**Jordi Sabater Iglesias**

- Detector simulation
- Laboratory tests



**Chiara Magliocca**

- Laboratory tests
- Data analysis




**Matteo Milanesio**

- Laboratory tests
- Data analysis



**Théo Moretti**

- Laboratory tests
- Data analysis




**Antonio Picardi**

- Chip design
- Firmware



**Jihad Saidi**

- Laboratory tests
- Data analysis




**Raffaella Kotitsa**

- Sensor simulation
- Data analysis



**Luca Iodice**

- Chip design
- Firmware



**Carlo Alberto Fenoglio**

- Chip design
- Firmware



**Andrea Pizarro Medina**

- Data analysis
- Laboratory tests

## Main research partners:




**Roberto Cardarelli**  
INFN Rome2 & UNIGE



**Holger Rücker**  
IHP Mikroelektronik



**Marzio Nessi**  
CERN & UNIGE



**Matteo Elviretti**  
IHP Mikroelektronik

## Funded by:



**Swiss National  
Science Foundation**



European Research Council  
Established by the European Commission




**Sinergia**



**UNIVERSITÉ  
DE GENÈVE**

**UNITEC**



**SiGe HBT = BJT with Germanium as base material.**

**Grading of Ge doping in base:**


- charge-transport in base via **drift**
  - reduced charge-transit-time in base
  - **high current gain  $\beta$**
- **High doping in base is possible:**
  - thinner base
  - **reduced base resistance  $R_b$**

$$ENC_{series\ noise} \propto \sqrt{k_1 \frac{C_{tot}^2}{\beta} + k_2 R_b C_{tot}^2}$$




Leading-edge **IHP SG13G2** technology, **130 nm** process featuring **SiGe HBT**

## Peak transition frequency vs. technology node



A. Mai and M. Kaynak,  
SiGe-BiCMOS based technology platforms for mm-wave and radar applications.  
DOI: [10.1109/MIKON.2016.7492062](https://doi.org/10.1109/MIKON.2016.7492062)


## Intrinsic amplifier jitter: common emitter (source) configuration in a 130nm technology



L. Paolozzi et al.,  
Time resolution and power consumption of a monolithic silicon pixel prototype in SiGe BiCMOS technology,  
JINST 15 (2020) P11025, <https://doi.org/10.1088/1748-0221/15/11/P11025>

## Monolithic prototypes with SiGe BiCMOS (without internal gain layer)

2016	2017	2018	2020
<b>200ps</b>	<b>110ps</b>	<b>50ps</b>	<b>36 ps</b>
<ul style="list-style-type: none"> <li>• 1 and 0.5 mm<sup>2</sup> pixels</li> <li>• Discriminator output</li> </ul>	<ul style="list-style-type: none"> <li>• 30 pixels 500x500μm<sup>2</sup></li> <li>• 100ps TDC +I/O logic</li> </ul>	<ul style="list-style-type: none"> <li>• Hexagonal pixels, pitch 100μm and 200μm</li> <li>• Discriminator output</li> </ul>	<ul style="list-style-type: none"> <li>• Hexagonal pixels 100μm pitch</li> <li>• 30ps TDC +I/O logic</li> <li>• Analog channels</li> </ul>






Several ASICs produced with IHP **SG13G2** technology




**New ASIC matrix (“prototype2”) produced in 2022 →**

- Same matrix configuration as previous, but
  - ▶ **Substrate**:  $50\Omega\text{cm} \rightarrow 350\Omega\text{cm}$  epilayer,  $50\mu\text{m}$  thick on low-res ( $1\Omega\text{cm}$ ) substrate
    - ➔ smaller pixel capacitance
    - ➔ depletion  $23\mu\text{m} \rightarrow 50\mu\text{m}$
    - ➔ much larger voltage plateau
    - ➔ can operate sensor with  $v_{\text{drift}}$  saturated everywhere
  - ▶ **Preamplifier and driver** voltage decoupled:
    - ➔ was limiting optimal amplifier operation
    - ➔ cross-talk removed
  - ▶ **Optimised FE layout, differential output**, high-frequency cables:
    - ➔ better rise time ( $600\text{ps} \rightarrow 300\text{ps}$ )







## $^{55}\text{Fe}$ measurements in cleanroom:




**Equivalent Noise Charge  $\approx 100\text{ e}^-$**



**Risetime (20%–80%)  $\approx 350\text{ ps}$**



Mid October SPS testbeam with 180 GeV/c  $\pi$  to measure **efficiency** and **time resolution**




**UNIGE FE-I4 telescope** to provide spatial information ( $\sigma_{x,y} \approx 10 \mu\text{m}$ )

**Two MCPs** ( $\sigma_t \approx 5 \text{ ps}$ ) to provide the timing reference


Lots of data taken: results in **JINST 18 (2023) P03047**






Voltage noise of the differential signal:

$$\sigma_V \approx 1 \text{ mV}$$



Amplitude distribution of differential signal:


**Landau with most probable value  $\approx 50 \text{ mV}$**




Large efficiency plateau at  $\approx$  **99.8%**,  
that allows operation at very low noise-hit rate

8 working points (HV, power consumption) taken at the testbeam:

**MONOLITH** prototype (2022) - no gain layer





**MONOLITH** prototype (2022) - no gain layer




**36 mW/cm<sup>2</sup>**




**MONOLITH** prototype (2022) - no gain layer



**MONOLITH** prototype (2022) - no gain layer



Efficiency  $\approx$  **99.8%** even in the **inter-pixel region**, for all working points




- Simultaneous fit to extract time resolutions of the DUT, MCP0, MCP1:

Fit results: MCP0  $\sigma_T = (3.6 \pm 1.5) \text{ ps}$   
 MCP1  $\sigma_T = (5.0 \pm 1.1) \text{ ps}$

$\sigma_T = (20.7 \pm 0.3) \text{ ps}$

non-Gaussian tails  $\approx 3\%$



Plateau of 100V with  
time resolution of  
 **$\approx 20 \text{ ps}$**   
with simple analysis and  
simple signal processing.




## Time resolution measurements


### Remark :

20.7 ps with very simple analysis:

- **Linear interpolation** of oscilloscope samplings (25ps)
- Time Of Arrival (ToA): time at  $V_{\text{threshold}} = 7\sigma_V$
- $\Delta_{\text{ToA}}$  distributions are **time-walk corrected**



**More complex analysis** (spline interpolation, filtering, ...) reaches **17.7 ps**




DUT operated at  $HV = 200$  V and  $V_{th} = 7\sigma_V$

$P_{density}$ [W/cm <sup>2</sup> ]	Amplitude MPV [mV]	Time Resolution [ps]
2.7	$48.6 \pm 0.5$	$20.7 \pm 0.3$
0.9	$35.8 \pm 0.5$	$23.8 \pm 0.3$
0.36	$22.6 \pm 0.4$	$30.1 \pm 0.4$
0.13	$14.2 \pm 0.3$	$47.2 \pm 0.7$
0.04	$16.2 \pm 0.3$	$77.1 \pm 0.9$


**20 ps at 2.7 W/cm<sup>2</sup>**  
**50 ps at 100 mW/cm<sup>2</sup>**

## Comparison prototype1 vs. prototype2



**Prototype 2 improvement** in time resolution w.r.t. prototype 1 is **more than a factor of 2**

Note: both are **without gain layer**




For  $HV \geq 160V$ , time resolution ranges from  $\approx 19 \text{ ps}$  at the center to  $\approx 23 \text{ ps}$  at the edge of the pixel

Still something to improve with the weighting field far from pixel center.


For  $HV = 120 \text{ V}$ :  $\approx 3 \text{ ps}$  worse.

# *Laser measurements*

with the 2022 prototype2 without gain





Preliminary measurement with a **laser** with a jitter of **100 fs**  
(repetition frequency = **80 MHz**)




Laser Measurement

Many thanks to  
L. Bonacina's lab of GAP UNIGE




Time coincidence between two of our samples:  
➔ “**Reference**” receiving always large laser pulse producing 17k electrons ( $\sigma_t = 2.5$  ps)  
➔ “**DUT**” receiving variable laser power, to study the performance vs. amplitude


## Laser Measurement (preliminary)



Laser Measurement




## MONOLITH prototype (2022) - no gain layer




Our prototype **"Reference"**:  
**Time resolution = 2.5 ps**  
with **17k e<sup>-</sup>** (5—6 mips)

## Laser Measurement (preliminary)




Laser Measurement

Laser amplitudes were reweighed to the testbeam amplitude distribution:



to estimate the charge-collection ("Landau") noise







# *Radiation hardness studies*

with the 2022 prototype2 without gain

Radiation tolerance studies in collaboration with **KEK** and **IHP** colleagues.  
10 samples of prototype2 ASIC were irradiated in Japan up to  $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ .




Board Name	Fluence [1 MeV n <sub>eq</sub> /cm <sup>2</sup> ]
M23	$2 \cdot 10^{13}$
M22	$9 \cdot 10^{13}$
M21	$6 \cdot 10^{14}$
M19	$6 \cdot 10^{14}$
M18	$3 \cdot 10^{15}$
M17	$3 \cdot 10^{15}$
M16	$1 \cdot 10^{16}$
M15	$1 \cdot 10^{16}$





**Very good news:  
even after  $10^{16}$  n<sub>eq</sub>/cm<sup>2</sup>  
the prototypes work !!!**




The boards hosting the ASICs seriously damaged at  $> 10^{14}$  n<sub>eq</sub>/cm<sup>2</sup>

voltage regulators broken






wires soldered on the boards to force LV bias directly from a PS






Characterisation with <sup>90</sup>Sr source of the four pixels of the board M16 irradiated at 10<sup>16</sup> neq/cm<sup>2</sup>


The different behaviour of pixel OA0 was present also before irradiation



probably due to electronics mismatch (will be reduced in future submission)



**MONOLITH** prototype2 (2022) - no gain layer





Excellent news from radiation tolerance studies:


ASIC work even at  $1 \times 10^{16} \text{ neq/cm}^2$  and present large  $i_{feedback}$  plateaux.

The electronics time jitter increases from  $\approx 16\text{ps}$  to  $\approx 40\text{ps}$  with HV increased only by 50 V (200  $\rightarrow$  250 V)







Efficiency & time resolution with mips from testbeam this summer



S. Díez et al, IEEE Nuclear Science Symposium & Medical Imaging Conference, Knoxville, TN, 2010, pp. 587-593, doi: 10.1109/NSSMIC.2010.5873828.




## Monolithic prototypes with SiGe BiCMOS (without internal gain layer)

<p>2016</p>  <p><b>200ps</b></p> <ul style="list-style-type: none"> <li>• 1 mm<sup>2</sup> pixel</li> <li>• Discriminator</li> </ul>	<p>2017</p>  <p><b>110ps</b></p> <ul style="list-style-type: none"> <li>• 30 pixels 500x500μm<sup>2</sup></li> <li>• 100ps TDC +I/O logic</li> </ul>	<p>2018</p>  <p><b>50ps</b></p> <ul style="list-style-type: none"> <li>• Hexagonal pixels 100μm and 200μm pitch</li> <li>• Discriminator output</li> </ul>	<p>2020</p>  <p><b>36 ps</b></p> <ul style="list-style-type: none"> <li>• Hexagonal pixels 100μm pitch</li> <li>• 30ps TDC +I/O logic</li> <li>• Analog channels</li> </ul>	<p>2022</p>  <p><b>20 ps</b></p> <ul style="list-style-type: none"> <li>• Hexagonal pixels 100μm pitch</li> <li>• improved electronics</li> <li>• 50μm epitaxial layer (350Ωcm)</li> </ul> <p><b>BJT radiation hardness demonstrated</b></p>	<p>May 2023</p>  <p><b>&lt; 20 ps ?</b></p> <ul style="list-style-type: none"> <li>• Hexagonal pixels <b>50μm pitch</b></li> <li>• improved electronics (4 times less power consumption)</li> </ul>
---	---	--	--	---	--

**Next step of our R&D**  
without internal gain layer

- New prototype: pixels with **50 $\mu$ m pitch**
  - ▶ smaller capacitance
- **improved FE electronics**
  - ▶ same timing performance with **4-times less power**
  - ▶ 3 different configurations:
    - ➔ analog output with FE in pixel
    - ➔ analog output with FE off pixel
    - ➔ discriminated output with FE and discriminator in pixel
  - ▶ **reduced inter-pixel distance** from 10 $\mu$ m to 6 $\mu$ m to maintain time resolution at pixel edges
- Back from foundry last Friday

May 2023









European Research Council  
Established by the European Commission

# The **MONOLITH** Project



Production of **PicoAD** sensors

## Monolithic prototypes with SiGe BiCMOS (without internal gain layer)



In 2022 : **proof-of-concept**  
monolithic prototype  
**with internal gain layer**  
(using 2020 masks)

### PicoAD

special wafers produced  
internally by IHP  
(not optimised yet)


## PicoAD:

### Multi-Junction Picosecond-Avalanche Detector©

with continuous and deep gain layer:


- De-correlation from implant size/geometry  
→ **high pixel granularity and full fill factor**  
(high spatial resolution and efficiency)
- Only small fraction of charge gets amplified  
→ **reduced charge-collection noise**  
(enhance timing resolution)

© G. Iacobucci, L. Paolozzi and P. Valerio. Multi-junction pico-avalanche detector;  
European Patent EP3654376A1, US Patent US2021280734A1, Nov 2018



Dimensions of the proof-of-concept prototype (not optimised for timing)

### Wafer-production procedure:







## X-rays from $^{55}\text{Fe}$ radioactive source:

- ▶ mainly  $\sim 5.9$  keV photons
- ▶ point-like charge deposition

## Characteristic **double-peak spectrum**

- ▶ photon absorbed in **drift region**
  - ➔ **holes** drift through gain layer & multiplied
  - ➔ **first peak** in the spectrum
- ▶ photon absorbed in **absorption region**
  - ➔ **electrons** through gain layer & multiplied
  - ➔ **second peak** in the spectrum






A **gain up to  $\approx 20$  for  $^{55}\text{Fe}$  X-rays** obtained at HV = 120 V and T = -20 °C

Evidence for **gain suppression** due to space-charge effects **in the case of  $^{55}\text{Fe}$  X-rays**


We estimated that  $^{55}\text{Fe}$  gain of  $\approx 23$  corresponds to **gain 60–70 for a MIP**

CERN SPS Testbeam with 180 GeV/c pions to measure **efficiency** and **time resolution**




**UNIGE FE-I4 telescope** to provide spatial information ( $\sigma_{x,y} \approx 10 \mu\text{m}$ )

**Two LGADs** ( $\sigma_t \approx 35 \text{ ps}$ ) to provide the timing reference (and **two SPADs** with  $\sigma_t \approx 20 \text{ ps}$ )




## 99.9% for all power consumptions


*PicoAD* proof-of-concept prototype (2022)



## Drops to 99% for HV=105 V



*PicoAD* proof-of-concept prototype (2022)






**Best performance:  $(17.3 \pm 0.4)$  ps**  
for HV=125 V and Power =  $2.7 \text{ W/cm}^2$

Timing resolution of **30 ps** even  
at power consumption of  $0.4 \text{ W/cm}^2$







## Signal MPV amplitude



## Efficiency




## Time resolution



**(13.2 ± 0.8) ps** at the pixel center

**PicoAD** proof-of-concept: stronger dependence on hit position than for prototype 2

## Monolithic prototypes with SiGe BiCMOS (without internal gain layer)



## Monolithic prototypes with internal gain layer:



**PicoAD** version (proof-of-concept)  
**17 ps**

**PicoAD** version **in production** (back: **Sept. 2023**)

**PicoAD** version expected in **Early 2024**

We are developing a sub-picosecond TDC based on a novel design (our patent<sup>©</sup> & more):

© R. Cardarelli, L. Paolozzi, P. Valerio and G. Iacobucci, European Patent Application / Filing - UGKP-P-001-EP, Europe Patent EP 18181123.3. 2 July 2018.



It was integrated in MONOLITH 2022 prototype2 ASIC

The **PicoAD<sup>©</sup> sensor works**. Testbeam of the monolithic proof-of-concept ASIC provided:

- ▶ **Efficiency = 99.9 %** including inter-pixel regions
- ▶ **Time resolution  $\sigma_t = (17.3 \pm 0.4)$  ps : 13 ps** at center and **25 ps** at pixel edge (although sensor not yet optimized for timing)

Testbeam of second prototype ASIC, without gain layer, provided:

- ▶ **Efficiency = 99.8%** and  **$\sigma_t = (20.7 \pm 0.3)$  ps**
- ▶ Laser measurement: **down to 2.5 ps**. Contributions from **Landau noise** studied
- ▶ Irradiation with protons (together with KEK) shows **radiation tolerance up to  $10^{16}$  n<sub>eq</sub>/cm<sup>2</sup>**
- ▶ **PicoAD** sensor based on this prototype to be delivered in **September 2023**, optimised for timing with TCAD to **achieve  $\approx 10$  ps** (thicker drift layer; improved inter-pixel region)
- ▶ **Low power picosecond TDC** development for fully monolithic chip ongoing

**Deliverable of MONOLITH ERC project:**

- ▶ Full-reticle monolithic ASIC in **Summer 2025** with 50 $\mu$ m pitch and sub-10ps timing