


# Availability and Access to Advanced (Silicon) Technologies for the HEP community via the EUROPRACTICE services

---

Paul Malisse, imec

- EUROPRACTICE is a true one-stop shop that lowers the barrier to access all services that you need to design and fabricate electronic circuits and smart integrated systems:



FABRICATION  
SERVICES



DESIGN  
TOOLS



TRAINING &  
WEBINARS

# TODAY

## ASICs

## Smart Power



life.augmented




## MEMS



## Photonics

## Microfluidics






- Standard packages are available and used frequently
- Complex circuits and technologies require more advanced assembly techniques.
  - ▶ Wire bond Ball Grid Array's
  - ▶ Wafer Level Chip Scale Package (WLCSP)
  - ▶ Flip Chip Ball Grid Array's with complicated substrate design



# THE FUTURE


## TSMC FinFET Technology

- Better electrical control over channel and more effective leakage suppression
- Driving current enhancement
- Better analog performance from higher intrinsic gain








## Total power vs. Speed (V1.0)





# THE ECONOMICS











# THE NEXT LEVEL




## MOORE'S LAW SLOWS WHILE COSTS CONTINUE TO INCREASE





INCREASING DIE SIZES ARE ECONOMICALLY PROBLEMATIC

- Different ASIC, Different TEAM
- Different Semiconductor and foundries combinable
- Cost optimization
  - Higher Yield (KGD)
  - HW Reuse
  - Dedicated technology for dedicated functions
- System Flexibility
  - customized and upgraded easily
- Reliable - Test coverage
- Shorter Time to Market - Modularity
- Performance scaling





Chiplet vs. Monolithic Design Yield





## CoWoS (Chip on Wafer on Substrate), also known as TIS – Through Interposer Stack


- A 2.5D advanced packaging technology offered by TSMC
- Incorporates multiple dice side-by-side bonded using micro-bumps on a silicon interposer
- Uses TSVs on silicon interposer to connect to package substrate using C4 bumps



**Front Side Interconnect** – interconnect between top dies (e.g. HBM dies) to the silicon interposer using micro-bumps.


**Backside Interconnect** – interconnect between the silicon interposer (with TSV) to the flipchip bump and to the package substrate

- **CoWoS** (Chip on Wafer on Substrate), also known as **TIS** – *Through Interposer Stack*




# PHOTONICS

## iSiPP50G (2014)



## iSiPP200 (2020)




- CMOS full compatible flow (130nm)
- Fully integrated photonics platform
  - 1310nm/1550nm wavelength
- Low loss passive waveguide devices
- Low loss fiber coupling structure
- 56Gb/s+ (Ge) Si modulators
- 56Gb/s+ Ge (Si) photodetectors

iSiPP50G features augmented with:


- Undercut → Improved thermal efficiency and mode confinement
- PECVD SiN WG and edge coupler or SiON edge coupler



## iSiPP200 (2020)



## iSiPP200N (2023)



iSiPP50G features augmented with:

- Undercut → Improved thermal efficiency and mode confinement
- PECVD SiN WG and edge coupler or SiON edge coupler

iSiPP200 features augmented with:

- LPCVD SiN low loss WG
- LPCVD SiN CWDM
- **LPCVD edge coupler**

- **MORE ADVANCED TECHNOLOGIES ARE IN REACH**
  
- **ASSEMBLY PROCESSES BECOMING functional part of the component**
  - ▶ Performance, Economics, Form Factor, Security of IP
  
- **NRE's will become even more dominant for smaller projects**
  
- **CO-DESIGN and VERIFICATION becoming more important**
  - ▶ New Tool flows
  - ▶ New Skillsets

# QUESTIONS

Paul Malisse, Business Development, imec  
*Paul.malisse@imec.be*



mtec

embracing a better life