



ALICE ITS3 - The unfashionable but important bits


The physical implementation of MAPS

Outline

- Context
- Importance of hierarchical design
- Large design challenges
- Emerging needs
- Conclusion

ALICE ITS3

- Goal: Less material means better physics
- How is it achieved?
 - Lower power consumption allows for air cooling
 - On chip data transfer allows no flex
 - Bent Si wafers allow stable mechanical structure
- Proposal: Wafer-scale stitched particle detectors




Dummy silicon model


MOSS and stitched sensors

- Stitching: technique that allows some parts of the reticule to be repeated across a wafer to create a unique circuit
- MOSS (Monolithic Stitched Sensor) prototype is a proof-of-concept of stitched MAPS
 - 1.4 by 26 cm wide
 - 1.67 million pixels
 - 736.3 million transistors
- How to achieved the design of such sensors?


P. Vicente Leitao *et al* 2023 *JINST* 18 C01044
DOI: 10.1088/1748-0221/18/01/C01044




Reticule



Split




Stitched sensors (1x3)







How to build successful MAPS with Digital on Top?

- There are 4 aspects to master: Hierarchy, Granularity, Timing, and Power
 - The Learning Map @ C4Pi



Hierarchical design: divide and conquer



- Large and complex designs need a hierarchy to keep the submission on schedule
- 2 well known approaches:
 - Bottom-up
 - The design of each block is “independent” 
 - All the constraints are seen at the top, at the end of the flow 
 - Top-down
 - The top constraints of the system are pushed down to the blocks 
 - Need a dedicated flow
 - Works at early stage with partially defined blocks 
- Hierarchical flow helps the designers with
 - Partitioning
 - Push floorplan constraints into blocks
 - Time budgeting
 - The timing constraints are allocated between top and partitions
- Hierarchy could be nested

Granularity is crucial

- Digital flow is based on abstraction of cells
 - Liberty file: timing and power model
 - Abstract: physical view
 - Power Grid View (PGV): extracted power network
- Granularity is related to the size of the blocks in the hierarchy
 - Which is the best: Pixel, column, sub-array or matrix level?
 - Need to be in phase with functional verifications
- Runtime of the flow and verification accuracy are correlated to the granularity
 - Need to be flexible during the flow (place and route stages vs signoff stage)
- Generating the abstraction for coarse-grained blocks could be difficult
 - On a huge block it could take days or did not converge at all
 - It is much easier for the blocks that come from Innovus than for those that come from Virtuoso

Hierarchical Timing Analysis concepts

- Need to model the timing of digital hierarchical blocks at high level to reduce the runtime
- 2 types of modelling: ETM (Extracted Timing Model) and ILM (Interface Logic Model)
 - ETM generates a liberty file of the block
 - ILM works on a reduced netlist
- ETM can be long and difficult to generate and has many drawbacks
- ILM is more efficient but still has some limitations






Full Flat Verifications is mandatory

- A full flat signoff analysis is required to avoid missing failed paths with hierarchical timing
 - Not all corners are used during place and route steps
 - Problems with interactions between blocks and top
- Knowledge of the tools is essential for success in a reasonable time
 - Flatten the design using advanced capability of Tempus
 - Distributed timing verification
 - Careful tuning between corners and remote hosts is needed to get the best performance
 - Use hierarchical ECO flow to fix remaining fall paths
- Similar techniques are available for power verifications

	Local hierarchical 1 CPU	Local no physical 16 CPU	Local physical 16 CPU	Distributed physical 4 hosts with 4 CPU
MIMOSIS2 full flat timing analysis Reticule size chip in 0.18 μm	0.3	4	4.2	4.5
Total Time (h)	0.3	4	4.2	4.5
CPU Time (h)	0.3	32.5	32.75	52
Peak Memory (GB)	20	110	120	47 for each host


Full flat timing results: Clock tree of MIMOSIS2




Full flat power results: IR drop of MIMOSIS2

- The power grid is a key factor for the threshold uniformity

MIMOSIS-1 threshold projectionX





MIMOSIS-1 threshold projectionY



Threshold shift of MIMOSIS-1 projection (measurements)


Threshold shift of MIMOSIS-1 (measurements)



IR drop on AVDD (simulations)
0-45 mV scale



MIMOSIS-1
Mean= 26 mV

MIMOSIS-2
Mean = 3 mV




Convergence between digital and analogue world

- Signal Integrity glitch analysis for analogue nets
 - Estimation of the injection peak on an analogue net and make the corrections on violated nets
 - High-precision simulations (spectre)
- Dynamic Rail Analysis for On-Chip Voltage Regulators with Voltus
 - Simulate a reduced circuit with spectre
 - Inject the simulated voltage waveforms into Voltus rail solver



Chip Configuration





Vreg Setup in Voltus

To further improve the quality of design: new tools are needed

- Need to use new tools to ensure good yield of stitched sensors
 - ❑ DRC clean and traditional filling is not sufficient (recommended rules and smart filling)
 - ❑ Yield dominated by a few hotspots
- Calibre DFM provides access to a set of analyses
 - ❑ For some analyses, foundry rules are mandatory
 - ❑ For some analyses, some basic self check could be performed to identify the weakest points



Another particles detector



Type	Group	Priority	Rule Name	Avg_Quality	Single_Via_%	Single_Via_Count	Total_via	WCA
CAA	DIFF		DIFF_SHORT	0.970120				4173.41
CAA	poly		poly_OPEN	0.943478				7894.56
CAA	poly		poly_SHORT	0.950443				6921.78
CAA	metal1		metal1_OPEN	0.860509				19483.2
CAA	metal1			0.925032				10471.1
CAA	metal2			0.880425				16701.3
CAA	metal2			0.954673				6330.96
CAA	metal3			0.894509				14734.3
CAA	metal3			0.968548				4393.00
CAA	metal4			0.962319				5263.07

08551_detail

Enable Autorange

Scale

1.000000

0.959156

0.916312

0.877467

0.836623

Conclusion

- Design methodologies are essential to produce high quality sensors on time
- The sensor is part of an overall system → Do we need to go for digital twins?
- Relationships with foundries and EDA vendors are critical
- Potential bottleneck in computing infrastructure