


Integrated Circuits packaging



PH-ESE Seminar

David Porret PH/ESE/ME – 7/6/2011

Contents

- Introduction to the IC packaging world
- Packaging families
 - Hybrids
 - Standard industry packages
 - Direct Chip Attach
 - Multi-chip Modules (MCM)
 - System in Package (SiP)
- Technical aspects
 - Temperature
 - Enclosures - Encapsulation
 - Electrical interconnections
 - Failures

IC Packaging

“Everything in electronics between the chip and the system”



IMAPS (International Microelectronics And Packaging Society)

Package specifications

Electrical (optical sometimes) :

- Carry clean signals from/to the dies(s).
- Shielding if it's a concern (IC-EMC).

Thermal :


- Evacuate the heat, avoid hot-spots.

Mechanical :


- Physical protection against shocks, dust, water.
- Easy handling, small and light.

Manufacturing :

- Modularity, design reuse.
- Reliability, cost.
- Compatibility with contractors workshop.




Packaging world



Front-end

- Wafer Level Package (WLP)
- Trough-Silicon-Via (TSV)
- MEMS packaging



Back-end


- High-density PCB
- Wire bonding
- Flex
- Hybrids

The big packaging companies:



- AMKOR (USA)
- ASE Global (Taiwan)
- STATS ChipPAC (Singapore)
- SPIL (Taiwan)

New concepts for smaller/faster/cheaper

Single die packaging




Hybrid




MCM (Multi-Chip Module)

Interconnected components



SIP

Stacked chip/package for reduced form factors





SOP

- Optimizes functions between ICs and package
- Miniaturizes systems



Hybrids


- Mature technology
- Built on ceramic, glass, metal.
- Chips are bonded directly on the substrate.
- Passives are printed + "fired" (thick-film) or deposited (thin-film) on the substrate. Precise values achieved by laser trimming.




Standard packages formats

Enclosures


- Glass-Metal



- Ceramic





- Plastic




Connections



- Leded (through-all or surface mount)



- Leadless (surface mount)



- Balls / Columns (surface mount)





Arrangement


- Discrete
- In-line
- Dual-in-Line
- Quad
- Matrix

Each package has to be selected according to some specifications and assembly capabilities.


Standard packages details : Lead frame



Memory device



"External leads"



Standard packages details: balls + bonding




Figure 1-3: 'Cavity-Up' Ball Grid Array Package






Figure 1-4: 'Cavity-Down' BGA Package



"Cavity-Up"






"Cavity-Down"

Reduced Rth-ca





Balls are used for plastic "light" package, packages with ceramic or metals use hard balls or columns.


Package with wire bonding : process



Standard packages details: balls + flip-chip




GBT SerDes





Passive components can be embedded on the substrate

Wafer Level Package (WLP)




- Front-end process
- Small and low-cost for big volumes
- Good electrical performances
- Fine pitch PCB required
- Signals fan-out with RDL (re-distribution layer)





Standard industry packages

WLP process

Formation of copper/polyimide interconnects on Si support wafer



Die-to-wafer (D2W) bonding



Wafer molding / Si support wafer removal



Singulation






Figure 1 FO-WLP/SiWLP Production Process

Chip Scale Package (CSP)

More a definition rather than a technique, simply means that the package-to-die area ratio is not bigger than 1,2.




Standard industry packages

Low cost and low profile


COB (Chip On Board)

- Cheap devices (clocks, calculators)




COF (Chip On Flex)

- LCD drivers



FCOB (Flipped Chip on Board)

- SO-DIMM memories, Mobile phones



MCM (Multi-Chip Module)


Several dies mounted on the same substrate to provide a finished module.

- good integration
- better electrical performances (like short propagation delay)
- MCM-C and MCM-D are inherited from hybrid technology.


Technology	Support	Process	Spacing/ Width
MCM-D (Deposited)	Alumina, BeO...	photolithographic	20um
MCM-C (Ceramic)	Co-fired ceramic	printing	50um
MCM-L (Laminate)	Organic laminate	HD PCB	75um
MCM-S (Silicon) *	Silicon	foundry process	<10um

* MCM-S never managed to be a very succesful technology itself.


MCM examples




MCM-D (Atlas experiment)



MCM-C (Pentium Pro)




MCM-L (Amkor)





MCM vs Single die package

Xilinx Virtex 7 = State of the Art MCM




MCM stacked in 3D (3D Plus)



KGD (Known Good Die)


KGD is an important concept for multiple dies assemblies (MCM, COB, SiP).



SiP (System in Package)

A SiP is an assembly of multiple elements (dies, sensors, passives...) of different technologies.

It involves very advanced techniques like die stacking, PoP (package on package), short wire-bonding, thin wafers, silicon interposers...





CTE (Coefficient of Thermal Expansion).

In a package, we have to choose materials with compatible CTE.

Material	CTE (ppm/K)	Young Modulus (GPa)	Thermal conductivity (W/(m.K))
Copper	17	119	398
Silicon	3	131	157
Mold compound	12-27	18	0.6
Alumina	6.5	25	25
PCB material	15-17	11	25


During operation but also during the assembly materials expand in 3 dimensions with temperature.

In large BGA packages, the balls in the corners are sometimes nCTF (non Critical To Function) because they have more constraints and a big chance to fail.





Reflow temperature profile during SMD assembly

Underfill






- CTE mismatch is a big problem for flip-chip assembly, the thermo-mechanical stress breaks solder bumps.
- The solution is to add some underfill between the die and the substrate.
- Underfill resins are loaded with silica and have CTE around 30ppm / K



Moisture : popcorn effect

Absorbed moisture in non-hermetic packages (mostly plastic) creates the "Popcorn effect" during assembly.



Bake critical components (check MSL) and PCB before assembly.


Hermetic package

- Moisture and contamination are major sources of reliability issues.
- Plastic packages are not hermetic so for critical applications ceramic or glass/metal should be used.

But do not seal an hermetic package with moisture or contamination already inside ...




Hermetic QFN with ceramic package and sealed Kovar cover




Time to reach 50% of the external humidity

Encapsulation resins - Coating

- Dam & Fill
 - It's an alternative to molding for low volumes. Dam is done first with high viscosity fluid and then Fill.
 - Can build custom shapes
- Glop Top
 - Single drop of resin.
 - Round shape.
- Hybrids and MCM are often protected by coating products (organic + mineral) to have mechanical and moisture protection.
- A 25 μm aluminum wire has a typical bond strength of 3 to 5.5 grams. A 12 μm thick coating of Parylene increases that strength to 40 grams.




Dam & Fill



Glop Top

Heat dissipation



Package influences

- Package materials
- Package structure
- Package dimensions
- Heat spreader


Operating environment influences

- Cooling conditions
- Structure of mounting printed wiring board
- Mounting density
- Ambient temperature

Chip influences

- Chip area
- Heat generation (hot spots)
- Power consumption

1. Heat Radiation



2. Convection



3. Conduction





Thermal simulation for a 400 pins FCBGA (CERN) :




- Heat dissipated from PCB (%) **86.6**
- Heat dissipated from package top (%) **1.4**
- Heat dissipated from others (%) **12.0**

Heat dissipation techniques

figure 6 Low Thermal Resistance Design of BGAs




Lead frame design
Design the die pad as large as possible
Thicken the lead frame
Design leads linked with the die pad




Electrical connections


A) Wire bonding



B) Tape Automated bonding (TAB)



C) Flip-Chip






	WB	Flip-chip	TAB
Signal Integrity	---	-	--
Flexibility	+	--	-
Density	+	++	-
Production in 2010	85% ?	13%	2% ?
Cost (for low volumes)	+	- (NRE)	- (NRE)

	PGA with WB	BGA with FC
Inductance	19.6 nH	7.9 nH
Capacitance	15.9 pF	6.2 pF
Resistance	21 Ω	2.1 Ω
Propagation delay	946 ps	243 ps





Flip-chip vs wire bonding

Electrical connections : Wire bonding




- Copper and gold need additional heat (130 °C).
- Industry uses mainly copper ball bonding but starts to replace gold by copper (cheaper).
- Wedge bonding is directional (angle <math><45^\circ</math>).
- Ribbon is suitable for power or RF applications (small R and L) but can be replaced by multiple wires connections.

Electrical connections : flip-chip




- For solder bumps it's necessary to insert an « Under Bump Metalisation » (UBM) to provide a solderable interface on the pad.
- Fusion temperature of solder bumps is higher than in a standard electronic assembly process.


TAB (Tape Automated bonding)



- Chip first connected to a polyimide film (ILB), then connected to the PCB (OLB).
- Connection by thermo-compression, laser or thermode.
- Can be packaged (Tape BGA) or attached directly on a PCB.
- Good for KGD (Known Good Die).
- Used in Alice experiment (HAL25).




Tape BGA





3M Tape ball grid array structure. Chemical etching of the polyimide is used to define the solder ball pads and the wire bonding window.

TSV (Through-Silicon Via)




Less wires !

Through Silicon Via (TSV)



Failures : intermetallics

- « Purple plague » or Kirkendall effect with Au bonding wire over Al pad.
- Caused by moisture + high temperature + ionic contamination on bonding pads.
- Can be solved by changing the bonding process from thermocompression (400 °C) to thermosonic (100 °C) bonding.
- Intermetallics can be also an issue in flip-chip assemblies.




(2) Purple plague


(5) Chip aluminum contact

Failures : electromigration

- Transport of material in a conductor due to the current density (current to cross section ratio) and the temperature.
- Electromigration is well know from ASIC designers but it appears to be a new problem for package reliability.
- ROHS forces people to re-evaluate the phenomena for packaging.




Electromigration in solder bumps




Electromigration in aluminium conductor

Other failures

- Corrosion is harmful for conductors : bonding pads, bondwires,UBM, bond wires. There are many sources:
 - moisture (from outside or trapped)
 - solder flux solvents (flip-chip)
 - hydrogen outgassing
- Tin whiskers on leads outside the package.
- Dendrite growth, due to ionic contamination + moisture + voltage bias.
- Wire bonds mechanical resonance (if no encapsulation) : a 1mm long 25um wire resonates at 30khz (gold) or 80 khz (aluminum).



Corrosion on a bond pad



Silver dendrite from conductive epoxy glue

Conclusion

- IC packaging is a mixed of many disciplines : materials science, mechanical and chemical engineering and almost no electronic.
- Reliability is a very important parameter, mainly based on experience.
- Embedded electronic and MEMS forced packaging engineers to innovate a lot but it's still a bottleneck. R&D is focused now on 3D packaging and cooling.

Short bibliography:

- "Integrated Circuit Packaging, Assembly and Interconnections" - William J. Greig
- "Wire Bonding in Microelectronics 3rd edition" - George Harman
- "Miniaturisation MCM & Packaging en Electronique et micro-electronique" – Alexandre Val