





***CMOS at 77-300K  
for the readout of  
very large LAr TPCs***

**Gianluigi De Geronimo, Alessio D'Anadragora\*, Shaorui Li, Neena Nambiar, Sergio Rescia, Emerson Vernon  
Hucheng Chen, Francesco Lanni, Don Makowiecki, Veljko Radeka, Craig Thorn, and Bo Yu**

***Brookhaven National Laboratory, NY, USA***

***\* University of L'Aquila, L'Aquila, Italy***

# Liquid Argon (LAr) TPC for LBNE at DUSEL



Sources: S. Hentschel & Jacobs Associates

LAr TPC  
70 tons



## Long-Baseline Neutrino Experiment (LBNE)

Explore interactions and transformations of the world's highest-intensity neutrino beam by sending it from Fermilab more than 1,000 kilometers straight through the Earth to the largest particle detectors ever built.


# Liquid Argon (LAr) TPC - Architecture

cathodes

~170 anode planes  
(~ 700,000 anode wires)



# LAr TPC - Operation



- ~ 700,000 anode wires
  - up to **200 pF**
  - collecting (Y)
  - non-collecting (U,V)
- charge amplification
  - range **300 fC**
  - ENC < **1,000 e<sup>-</sup>**
- sample/buffer events
  - ADC **12-bit, 2 MS/s**
  - **3,000 deep** buffer
- digital multiplexing
  - **4096:1** two stages
  - collab. with FNAL
- power constraint
  - < **10 mW / channel**
- operation in LAr
  - **88K, > 20 years**

# LAr TPC - Cold Electronics

LAr environment 88K (-185 °C)

wires

16:1

32:1

DAQ

feedthrough


128:1 LVDS

MUX ASIC

regulation


8 x 16-ch. mixed-signal  
front-end ASICs

- charge amplifier, filter
- ADC, compression
- buffering, 16:1 multiplexing




# Front-End ASIC

## Block Diagram



## Layout





- 16 channels
- charge amplifier (adj. gain)
- high-order filter (adj. time constant)
- ac/dc, adjustable baseline
- test capacitor. channel mask
- ADC (12-bit, 2 MS/s)
- compression, discrimination
- multiplexing and digital buffering
- LV or CM digital interface
- pulse generator, analog monitor
- temperature sensor
- LAr environment (> 20 years at 88K)
- estimated total size ~ 6 x 8 mm<sup>2</sup>
- estimated power ~ 10 mW/channel





# MOS Static Model

$I_D$  vs  $V_{DS}$




$I_D$  vs  $V_{GS}$



**Some differences in saturation voltage, sub-threshold slope, transconductance**

# Input MOSFET Optimization



low-frequency

white

$$S_v \approx \frac{K_f(IC, L, T)}{C_{ox} W L f \alpha_f(IC, L, T)} + \alpha_w(IC, L, T) n 4kT \frac{\gamma(IC)}{g_m(IC, L, T)}$$

$$n \approx 1.3$$

$$\mu_{77K} \approx 5 \times \mu_{300K}$$

$$IC_{77K} \approx 3 \times \mu_{300K}$$

$$\gamma \approx \frac{1}{1 + IC} \left( \frac{1}{2} + \frac{3}{2} IC \right)$$


$$IC^\circ = \frac{I_D}{2n\mu(T)C_{ox} \frac{W}{L} V_T^2}$$

° inversion coefficient


$$ENC^2 = [C_{in} + C_{gw}(IC, L) \cdot W]^2 \left[ \frac{1}{\tau_p} \frac{n\alpha_w(IC, L, T) \gamma(IC) 4kT}{g_{mw}(IC, L, T) \cdot W} + \frac{1}{2} \frac{(2\pi)^{\alpha_f(IC, L, T)} K_f(IC, L, T)}{\tau_p^{1-\alpha_f(IC, L, T)} C_{ox} W L} \right]$$

# Noise Model - White

**T = 300K**



**T = 77K (LN)**



**White noise decreases considerably with T**



# Noise Model - White

White at given current decreases since

- T decreases
- $g_m$  increases

$$\frac{g_m}{I_D} \rightarrow \frac{q}{nk_B T} = \begin{cases} \sim 30 & \text{at } T = 300 \text{ K} \\ \sim 116 & \text{at } T = 77 \text{ K} \end{cases}$$


$$\alpha_w(IC, L, T) \approx 4kT \frac{\gamma(IC)}{g_m(IC, L, T)}$$



- always larger than unity
- general increase with
  - drain current density
  - inverse of channel length
  - inverse of temperature


# Noise Model - Low Frequency

**T = 300K**




- comparable  $K_f$
- NMOS
  - slope  $< 1$
- PMOS
  - slope  $> 1$

**T = 77K**




- NMOS
  - $K_f \sim$  same
  - lorentzian packet
- PMOS
  - $K_f$  lower
  - slope  $< 1$

# Noise Model - Low Frequency





$$\frac{K_f(IC, L, T)}{C_{ox} W L f \alpha_f(IC, L, T)}$$

- somewhat dependent on fitting
- $K_f$  and  $\alpha_f$  decrease with temperature
- **change in  $K_f \rightarrow$  change in  $\alpha_f$  (slope)**



# Equivalent 1/f ( $K_{feq}$ )

**PMOS 360 nm at 300K**  
**35  $\mu$ A/mm and 11 mA/mm**




- as  $K_f$  increases, slope increases ( $\alpha_f$  increases)

**Equivalent 1/f: equal value at twice the white component (four times in power)**


$$\frac{K_{feq}}{C_{ox} W L f_{eq}} + \text{white} = S_v(f_{eq}) \quad \text{where} \quad S_v(f_{eq}) = 4 \times \text{white}$$

$$\Rightarrow K_{feq} = C_{ox} W L f_{eq} 3 \times \text{white}$$

# Equivalent 1/f ( $K_{\text{feq}}$ )




- dependence on drain current density is now modest



- negligible error in optimization
- averaged  $K_{\text{feq}}$  can also be used
- small error in estimate for large relative power (large mW/pF)

# Signal Measurements



## Bandgap Reference

$$V_{\text{BGR}} \approx \begin{cases} 1.185 \text{ V} & \text{at } 300 \text{ }^\circ\text{K} \\ 1.164 \text{ V} & \text{at } 77 \text{ }^\circ\text{K} \end{cases}$$

variation  $\approx 1.8 \%$

## Temperature Sensor


$$V_{\text{TMP}} \approx \begin{cases} 867.0 \text{ mV} & \text{at } 300 \text{ }^\circ\text{K} \\ 259.3 \text{ mV} & \text{at } 77 \text{ }^\circ\text{K} \end{cases}$$

$\sim 2.86 \text{ mV} / \text{ }^\circ\text{K}$

**Pole-zero cancellation at 77K  
to be addressed in next revision**



Adjustable **gain**, peaking time and baseline

maximum charge 55, 100, 180, 300 fC





# Noise Measurements



**Input Line**  
 $L \approx 1 \text{ mm}$   
 $W = 3.5 \mu\text{m}$   
 (M3 + M4)  
 $R_{77\text{K}} \approx 3 \Omega$   
 $R_{300\text{K}} \approx 12 \Omega$


**Input MOSFET**  
 $L = 270 \text{ nm}$   
 $W = 10 \text{ mm}$   
 (50 $\mu\text{m} \times 200$ )  
 $g_{m,77\text{K}} \approx 90 \text{ mS (11 } \Omega)$   
 $g_{m,300\text{K}} \approx 45 \text{ mS (22 } \Omega)$

## Measurements affected by:

- input line **parasitic resistance**
  - $\sim 150 \text{ e}^-$  at 77 K ( $\sim 590 \text{ e}^-$  at 300K)
  - addressed in next revision
- $C_{\text{IN}}$  **dielectric noise (not present in wire)**
  - $\sim 60 \text{ e}^-$  at 77 K


$$d\text{ENC} \approx \sqrt{2kTC_{\text{IN}} \text{tg } \delta}$$

$$\approx \begin{cases} 200 \text{ e}^- & \text{for NPO} \\ 60 \text{ e}^- & \text{for MICA} \end{cases}$$



**ASIC revision designed and fabricated, currently being tested**

# MOSFET Optimization for LAr TPC




**Selected size and operating point:**  
original (simul. noise) vs revised (meas. noise)

- $I_D = 2\text{ mA}$  (3.6 mW)
- $W/L = 10\text{ mm} / 270\text{ nm}$     **20 mm / 270 nm**
- $IC_{300K} \approx 0.4$     **0.3**                       $IC_{77K} = 1.25$     **1**
- $g_{m_{300K}} \approx 45\text{ mS}$     **48 mS**                       $g_{m_{77K}} = 90\text{ mS}$     **118mS**
- $C_{g_{300K}} \approx 14\text{ pF}$     **25 pF**                       $C_{g_{77K}} = 18\text{ pF}$     **28 pF**


$C_g(IC, L)$  determinant in the selection of L

$$W_{opt} = \frac{C_{in}}{C_{gw} \left[ 1 - 2 \frac{IC}{C_{gw}} \frac{\partial C_{gw}}{\partial IC} \right]}$$



# ADC - Architecture



## Clockless low power ADC stage (demonstrated in ASIC for SNS)



### Current mode ADC


- **dual stage** 6-MSBs in 150ns, 6-LSBs in 250ns
- single trigger conversion per stage
- **12-bit resolution**
- **2 MS/s** conversion rate
- power dissipation **3.6 mW at 2 MS/s**
- **power-down** option for low rate applications
  - wake up in few tens of ns
- layout size: 0.23 mm x 1.25 mm

### ADC cell



# ADC - Preliminary Results

16-channel  
ADC+buffer




4.3 mm


77 K

300 K


Differential Nonlinearity (DNL)




Integral Nonlinearity (INL) Percent



ADC output - 1.4 V sine



ADC output - 500mV dc



- operation verified at room and cryogenic temperatures
- differential non-linearity limited by timing design error in control circuit
- integral non-linearity limited by mismatch (linear → common centroid)

*ASIC revision being designed, to be fabricated in July*



# Lifetime - Basic Mechanism

- **Degradation is due to impact ionization**


- charge trap in oxide, interface generation  $\rightarrow$  shift in  $V_{th}$  and  $g_m$

- **Substrate current is a monitor of impact ionization**

- increases with **drain voltage**
- is higher in **short channel** devices
- has a **maximum** at  $V_{GS} \approx V_{DS}/2$




- **increases as the temperature decreases**



Commercial technologies are rated 10 years lifetime (10%  $g_m$  shift) in continuous ring oscillator operation:  $T = 300 \text{ K}$ ,  $L = L_{\min}$ ,  $V_{ds} = \text{nominal } V_{DD} + 5\%$ ,  $V_{GS} \approx V_{DS}/2$

# Lifetime - Design Guidelines

Accelerated tests at increased  $V_{DS}$  allow extrapolation of lifetime



Desired lifetime at low temperature can be achieved by:

1. **decreasing  $V_{DS}$**  (e.g. decreasing the supply voltage)
2. **decreasing  $J_D$**  (i.e. decreasing the drain current density)
3. **increasing  $L$**  (i.e. non-minimum channel length devices)

Design guidelines can be obtained for:

analog circuits

- operate devices at **low current density**
- use **non-minimum channel length  $L$**

digital circuits

- operate devices at **-10% of nom.  $V_{DD}$**
- use **non-minimum channel length  $L$**
- operate at **low clock frequency**

Accelerated tests at cryogenic temperature are being performed to verify guidelines


## Conclusions and Future Work

- **CMOS performs better** at cryogenic temperatures
- **Defined and predictable** design for cryogenic T is possible
- **Low-noise** at cryogenic T demonstrated
  - ENC < 1,000 e<sup>-</sup> at 200pF ~5mW/ch.
  - characterization and modeling of CMOS 180nm
  - equivalent 1/f ( $K_{\text{feq}}$ )
- **Long lifetime** at cryogenic T possible with guidelines
- Critical **building blocks** (front-end, ADC) developed
- Future work
  - optimize ADC, improve static models
  - merge and finalize

## Acknowledgment

J. Triolo, D. Pinelli, The MOSIS Service

# Sample-and-Hold and V/I - Architecture



- during ADC encoding 2 is closed and  $V_R$  tracks  $V_{IN}$  through  $V_H$ 
  - the loop on  $V_R$  closes with  $A_2$
  - the voltage  $V_H$  includes the offset from  $A_1$
- sample occurs by opening 2 and closing 1
  - the loop on  $V_R$  closes with  $A_1$
  - the **offset** from  $A_1$  is now **subtracted**
  - the output signal settles in less than **50 ns**
  - in the mean time  $V_P$  tracks  $V_{IN}$
- after the conversion (during ADC encoding) 1 is open and 2 is closed ...