






DCDC conversion ASIC developments

S.Michelis, F.Faccio, G.Blanchot, C.Fuentes, B.Allongue
CERN - PH/ESE

stefano.michelis@cern.ch


<http://cern.ch/project-dcdc>

DCDC



PS

Passive patch-panels



Conceptual representation of the power distribution system typically used in the LHC experiments

Power loss in cables: $P_{\text{Loss}} = R_{\text{cable}} I^2$




The electronics load (the FE boards) needs power at a precise voltage $P_{\text{Load}} = V_{\text{Load}} I_{\text{Load}}$



if $P_{\text{in}} = P_{\text{out}}$ and if $V_{\text{in}} > V_{\text{Load}}$, $I_{\text{cable}} < I_{\text{Load}}$


the DCDC needs to function in the radiation and magnetic field of the experiments

2





$$\frac{V_{\text{out}}}{V_{\text{in}}} = \text{Duty cycle}$$

Ferromagnetic core



Air core



Qualification required for radiation effects:
TID, displacement damage, SEEs

Electrical specs

| | |
|--|----------------------------|
| Input voltage | 10-12V |
| Output voltage | 1.2-3.3V |
| Output current | up to 3A* |
| Efficiency | >80% (for $V_{out}=2.5V$) |
| Conducted and radiated noise compatible with installation in close proximity to FE electronics and detectors | |

* We will know the real output current limit soon, with measurements of a mature ASIC in a realistic configuration (cooling)





Mechanical specs

| |
|---------------------------------------|
| Small size (footprint, height) |
| Small contribution to material budget |
| Connectable to cooling system |

Environmental specs

| | |
|----------------------------|--|
| TID tolerance | 250 Mrad |
| Displacement damage | $2.5 \cdot 10^{15}$ n/cm ² (1MeV equivalent) |
| SEE | Absence of destructive SEEs and Vout transients when tested with heavy ions up to an LET of 30 MeVcm ² mg ⁻¹ |
| Magnetic field | 4 T |
| Temperature of cooling pad | -30 to +10 °C |

DCDC



DC/DC ASIC design



Radiation tolerance:

Technology choice

HV transistors (10V)


LV transistors (control circuit)

Layout and design technique
(ELT, triplications)

Design for high efficiency:

$$\text{efficiency} = \frac{P_{\text{out}}}{P_{\text{in}}}$$

| | |
|-----------|---|
| 2007-2009 | pre-selection of CMOS technologies with HV extension |
| 2008-2010 | design of prototypes in the two pre-selected technologies (0.25 and 0.35um) |
| 2010 | SEE tests on the two technologies led to selection of 0.35um |




Losses in a converter

Driving losses

$$\propto f C V^2$$


$$\propto f W L V^2$$



Conduction losses

$$\propto (R_L + R_{SW}) I^2$$


$$\propto L/W I^2$$





Switching losses

$$\propto f V_{ds} I_{ds} C$$



$$\propto f V_{ds} I_{ds} W L$$





Ideal behavior



Fixed delay dead time



Quasi Square Wave (QSW) operation



Advantages:


- Smaller Switching losses
- 2 zero voltage switching (ZVS):
- 1 zero current switching (ZCS)

Disadvantages:


- Higher current ripple
- Diode conduction losses

$$W_{\text{diodes}} = 0.7 \cdot I_{ds}$$


Adaptive Logic in QSW




Vin-2.1V comparator





Vin-2.1V comparator





Vin-2.1V comparator



Gate Protection



Drain Protection




$$V_{d_{LP2}} < V_{g_{HP1}} - V_{th}$$

$$V_{d_{LP2}} < V_{in} - 2.7V$$

AMIS4

Some features integrated in the prototype:


- Bandgap
- 4 linear regulators: Pre-Reg, Analog, Digital and Driver
- Handling of the dead time with adaptive logic
- Triplication and logic against SEU
- Improved power transistors' design to reduce TID effects
- Enablers
 - Complete circuit
 - Dimension of the power transistors



External components needed:

- Capacitor for Linear regulator
- Capacitor for Bootstrap



Linear regulators



Reg_HV, Reg_Controls are designed with fully integrated output capacitor

Reg_Driver requires 100nF external capacitor


Linear regulator




An embedded state machine handles the soft start procedure and the fault signals from the protection circuitry:

- Over-Current: if High Side current over 5.8A for 32 consecutive times
- Under-Voltage: control on V_{in} if lower than a threshold
- Over-Temperature: if $T_{chip} > 115^{\circ}\text{C}$
- Disable Buck: from external pin

32 times over-current detection



Example prototype of a full DCDC



Conclusions

- DCDC converters are required for the upgrade of the LHC experiments
- They enable power distribution at higher voltage, decreasing the current on the cables.
- The development of full DCDC converters required a technology with HV extension (with good tolerance to radiation)
- A fully integrated buck converter has been designed in this technology and design hints has been presented