

# CMOS Pixel Sensors adapted to Tracking Devices

M. Winter (PICSEL team of IPHC-Strasbourg)

- coll. with IRFU-Saclay -

Bergamo – 25 May 2011


## Contents

- *Basic features of CMOS sensors*
  - ✧ general remarks on highly pixelated and thin sensors
  - ✧ generic aspects of existing MIMOSA sensors
- *Achievements and applications*
  - ✧ highlight of detection performances with high-resistivity epitaxial layer
  - ✧ applications under way or under study
  - ✧ trend of development : smaller feature size, larger pitch, larger sensors, ...
- *Summary*

# CMOS Pixel Sensors: State of the Art


- **Prominent features of CMOS pixel sensors:**

- ✧ high granularity  $\Rightarrow$  excellent (micronic) spatial resolution
- ✧ very thin (signal generated in 10-20  $\mu m$  thin epitaxial layer)
- ✧ signal processing  $\mu$ -circuits integrated on sensor substrate  
 $\Rightarrow$  impact on downstream electronics ( $\Rightarrow$  cost)



- **Organisation of MIMOSA sensors:**

- ✧ manufactured in 0.35  $\mu m$  OPTO process
- ✧ signal sensing and analog processing in pixel array
- ✧ mixed and digital circuitry integrated in chip periphery
- ✧ read-out in rolling shutter mode  
(pixels grouped in columns read out in //)  
 $\Rightarrow$  impact on power consumption



# Granularity versus Speed

- **Impact of high granularity:**

- ✳ large number of pixels  $\Rightarrow$  handicap for read-out speed of the full pixel array

- ✳ **but:** slow down of detector read-out frequency compensated by accuracy

- $\hookrightarrow$  single point resolution and material budget :

- improved neighbouring hit separation on each detector layer

- improved track extrapolation accuracy during track reconstruction from layer to layer

- effect enhanced by small material budget

- strategy option: connect CMOS pixels sensors to 2-layer fast&thick detector

- ✳ **global effect :** improved track reconstruction capability in high density conditions

- $\Rightarrow$  data rate handling capability not really downgraded (but track rec. SW needs to be adapted)

- **Illustration with CMOS pixels ( $20 \times 20 \mu m^2$ ) :**

- ✳  $>$  60 times smaller than ATLAS pixels ( $50 \times 425 \mu m^2$ )

- ✳  $\gtrsim$  O(10-100) times more accurate track extrapolation for hit search

- $\Rightarrow$   $\sim$  **3 ordres of magnitude improvement in hit rate handling capability**



- $\hookrightarrow$  single CMOS pixel layer in a tracker does not provide all added value of granular & thin sensors

- $\hookrightarrow$  large particle rate does not necessarily imply priority to r.o. speed

# CMOS Pixel Sensors: State of the Art

- Main characteristics of MIMOSA sensor equipping EUDET BT:


- \*  $0.35 \mu m$  process with high-resistivity epitaxial layer  
(coll. with IRFU/Saclay)
- \* column // architecture with in-pixel amplification (CDS)  
and end-of-column discrimination, followed by  $\emptyset$
- \* active area: 1152 columns of 576 pixels ( $21.2 \times 10.6 \text{ mm}^2$ )
- \* pitch:  $18.4 \mu m \rightarrow \sim 0.7$  million pixels  
charge sharing  $\Rightarrow \sigma_{sp} \lesssim 4 \mu m$
- \*  $t_{r.o.} \lesssim 100 \mu s$  ( $\sim 10^4$  frames/s)  
 $\Rightarrow$  suited to  $> 10^6$  part./ $\text{cm}^2/\text{s}$
- \*  $\sim 250 \text{ mW}/\text{cm}^2$  power consumption (fct of  $N_{col}$ )



# High-Resistivity CMOS Pixel Sensors

- M.i.p. detection with LOW & HIGH resistivity CMOS sensors combined in a Beam Telescope (BT)

- ✧ 4 EUDET ref. sensors & 2 sensors under test
- ✧ June 2010 at CERN-SPS ( $\sim 120$  GeV pions)
- ✧ sensor variants : standard epitaxy ( $14 \mu m$  thick)  
& high-resistivity epitaxy ( $10$  &  $15 \mu m$  thick)




- Main Results:

- ✧ det. eff.  $\sim 100\%$  (SNR  $\sim 40$ ) for very low fake rate:
  - ▷ plateau until fake rate of few  $10^{-6}$
- ✧ single point resolution  $\lesssim 4 \mu m$
- ✧ det. eff. still  $\sim 100\%$  after exposure to fluence of  $1 \cdot 10^{13} n_{eq}/cm^2$


⇒ **Excellent detection performances with high-resistivity epitaxial layer** despite moderate resistivity ( $400 \Omega \cdot cm$ ) and poor depletion voltage ( $< 1 V$ )

⇒ Tolerance to  $\gtrsim O(10^{14}) n_{eq}/cm^2$  seems within reach (study under way)

Mi26 HR-15 and HR-10 Efficiency, Fake rate and Resolution




Mi26 HR-15 Efficiency, Fake rate and Resolution for a chip irradiated with a  $1.10^{13} n_{eq}$  dose at  $T_{op} \sim 0^\circ C$




# Direct Applications of MIMOSA-26

- Beam telescope of the FP6 project EUDET
  - ✧ 2 arms of 3 planes (plus 1-2 high resolution planes)
  - ✧ MIMOSA-26 thinned to  $50 \mu m$
  - ✧  $\sigma_{extrapol.} \sim 1-2 \mu m$  EVEN with  $e^-$  (3 GeV, DESY)
  - ✧ frame read-out frequency  $O(10^4)$  Hz
  - ✧ running since '07 (demonstrator: analog outputs)  
at CERN-SPS & DESY (numerous users)



## Spin-offs :

- ✧ **Several BT copies** : foreseen for detector R&D
- ✧ **BT for channelling studies, mass spectroscopy, etc.**
- ✧ **CBM (FAIR)** : MVD demonstrator (2-sided layers) for CBM-MVD (HP-2 project)
- ✧ **FIRST (GSI)** : VD for hadrontherapy  $d\sigma/d\Omega$  measurements  $\triangleright \triangleright \triangleright$




Eleuterio Spiriti

TPS meeting, March 2010

15

# Application of CMOS sensors to the STAR-PXL

The detector ladders are 50  $\mu\text{m}$  thinned silicon, on a flex kapton/aluminum cable.



▷▷▷ 1st vertex detector equipped with CMOS pixel sensors → 1st data taking in 2013



# STAR-PXL Detector : MIMOSA-28

- Use **ULTIMATE** sensor (alias MIMOSA-28) equipping STAR-PXL detector

▷ derived from MIMOSA-26 equipping EUDET BT


- Main characteristics of **ULTIMATE**:

- \* 0.35  $\mu m$  process with high-resistivity epitaxial layer
- \* column // architecture with in-pixel cDS & amplification
- \* end-of-column discrimination and binary charge encoding, followed by  $\emptyset$
- \* active area: 960 columns of 928 pixels ( $19.9 \times 19.2 \text{ mm}^2$ )
- \* pitch: 20.7  $\mu m \rightarrow \sim 0.9$  million pixels  
 $\hookrightarrow$  charge sharing  $\Rightarrow \sigma_{sp} \sim 3.5 \mu m$  expected
- \*  $t_{r.o.} \lesssim 200 \mu s$  ( $\sim 5 \times 10^3$  frames/s)  
 $\Rightarrow$  suited to  $> 10^6$  part./cm<sup>2</sup>/s
- \* 2 outputs at 160 MHz
- \*  $\lesssim 150 \text{ mW/cm}^2$  power consumption



▷▷▷ Chip back from foundry  $\Rightarrow$  lab tests under way since early April :



- \*  $N \lesssim 15 e^-$  ENC at 30-35°C (as MIMOSA-22AHR)
- \* CCE (<sup>55</sup>Fe) similar to MIMOSA-22AHR
- **m.i.p. detection assessment at CERN-SPS in June-July '11**



# Expected M.I.P. Detection Performances of MIMOSA-28



- Expected m.i.p. detection performances determined with MIMOSA-26 and with medium size MIMOSA-22AHR prototype of ULTIMATE/M28 at SPS with  $\sim 100 \text{ GeV } \pi^-$  (Summer '10)

- Detection efficiency vs fake hit rate :  
sensor works with high detection efficiency and marginal contamination by noise fluctuations (fake hits)



- Single point resolution :

- \* 18.4  $\mu m$  pitch (MIMOSA-26)  $\rightarrow \sigma_{sp} \sim 3 \mu m$
- \* 20.7  $\mu m$  pitch (ULTIMATE)  $\rightarrow \sigma_{sp} \sim 3.5 \mu m$




# Application of CMOS Sensors to the CBM Experiment

- Cold Baryonic Matter (CBM) experiment at FAIR:

- ✧ Micro-Vertex Detector (MVD) made of 2 of 3 stations located behind fixed target
- ✧ double-sided stations equipped with CMOS pixel sensors )
- ✧ **operation a negative temperature in vacuum**
- ✧ each station accounts for  $\lesssim 0.5 \% X_0$
- ✧ sensor architecture close to ILC version

- Most demanding requirements :


- ✧ ultimately ( $\sim 2020$ ): 3D sensors  
 $\lesssim 10 \mu s, > 10^{14} n_{eq}/cm^2, \gtrsim 30 \text{ MRad}$
- ✧ intermediate steps: 2D sensors  
 $\lesssim 30\text{-}40 \mu s, > 10^{13} n_{eq}/cm^2, \gtrsim 3 \text{ MRad}$
- ✧ 1st sensor for SIS-100 (data taking  $\gtrsim 2016$ )



# Upgrade of ALICE-ITS


- **ITS upgrade** : envisioned for "2016" LHC long shutdown

- \* exploits space left by replacement of beam pipe with small radius (19 mm) section
- \* consists (at least) in introducing L0
  - ≡ additional layer at  $\lesssim 25$  mm radius (potentially : replace part of the ITS)
- \* 2 main pixel options considered :
  - ◇ Hybrid pixels with reduced material budget & pitch
  - ◇ CMOS pixel sensors derived from STAR-PXL (ULTIMATE/M-28)



- **Differences w.r.t. ULTIMATE/M-28** :

- \*  $> 1$  MRad &  $10^{13} n_{eq}/cm^2$  at  $T = 30^\circ C$  (target values)
  - ↪  $0.18 \mu m$  triple-well HR-epi techno. (instead of  $0.35 \mu m$  double-well hR-epi)
- \*  $\sim 1 \times 3$  cm<sup>2</sup> large sensitive area (instead of  $2 \times 2$  cm<sup>2</sup>)
- \* double-sided read-out (instead of single-sided)
- \* 1 or 2 output pairs at  $\gtrsim 200$  MHz (instead of 1 output pair at 160 MHz)
- \* two  $\lesssim 200 \mu m$  wide raw sequencers (instead of one  $350 \mu m$  wide)
  - ▷ potentially : raw sequencers moved to bottom (requires  $\sim 6$  ML)
- \* possibly: 2-sided ladder derived from PLUME ( $< 0.5 \% X_0$ ) ↪ see W.Dulinski's talk



▷▷▷ **Technical Proposal due for 2011**

# CMOS sensors for the ILD-VTX

- **Two types of sensors :**

- ✳ Inner layers ( $\lesssim 300 \text{ cm}^2$ ) : priority to read-out speed & spatial resolution


- ↪ small pixels ( $16 \times 16 / 80 \mu\text{m}^2$ ) with binary charge encoding

- ↪  $t_{r.o.} \sim 50 / 10 \mu\text{s}$ ;  $\sigma_{sp} \lesssim 3 / 5 \mu\text{m}$

- ✳ Outer layers ( $\sim 3000 \text{ cm}^2$ ) : priority to power consumption and good resolution

- ↪ large pixels ( $35 \times 35 \mu\text{m}^2$ ) with 3-4 bits charge encoding

- ↪  $t_{r.o.} \sim 100 \mu\text{s}$ ;  $\sigma_{sp} \lesssim 4 \mu\text{m}$



- **2-sided ladder concept for inner layer** (see W.Dulinski's talk) :

- ✳ square pixels ( $16 \times 16 \mu\text{m}^2$ ) on internal ladder face ( $\sigma_{sp} < 3 \mu\text{m}$ )

- & elongated pixels ( $16 \times 80 \mu\text{m}^2$ ) on external ladder face ( $t_{r.o.} \sim 10 \mu\text{s}$ )

- **Sensor prototyping :** design under way




- ✳ MIMOSA-30: inner layer prototype with 2-sided read-out

- ↪ one side : 256 pixels ( $16 \times 16 \mu\text{m}^2$ )

- other side : 64 pixels ( $16 \times 64 \mu\text{m}^2$ )

- ✳ MIMOSA-31: outer layer prototype

- ↪ 48 col. of 64 pixels ( $35 \times 35 \mu\text{m}^2$ ) with 4-bit ADC



# Towards a Large Pitch

- **Large pitch : Motivations**

- ✧ trackers require  $\sigma_{sp} \gtrsim 10 \mu m$
- ✧ calorimeters require  $O(100 \times 100) \mu m^2$  cells
- ⇒ minimise number of pixels for the sake of power dissipation, integration time and data flow

- **Large pitch : Limitations**


- ✧ DANGER: increasing distance inbetween neighbouring diodes
- ⇒ particles traversing sensor "far" from sensing diodes may not be detected because of  $e^-$  recombination
- ✧ "fragile" detection efficiency, exposed to losses due to irradiation, high temperature operation & slow read-out

- **Elongated pixels : Test results**

- ✧ elongated pixels allow minimising the drawbacks of large pitch
- ✧ concept evaluated with MIMOSA-22AHR prototype, composed of a sub-array with  $18.4 \times 73.6 \mu m^2$  pixels
- ✧ m.i.p. detection performances assessed at CERN-SPS ( $T \sim 15^\circ C$ )
  - $\epsilon_{det} \sim 99.8 \%$
  - $\sigma_{sp} \sim 5-6 \mu m$  (binary charge encoding)

- **Square pixels : prototype under fabrication**


- ✧ MIMOSA-29 being fabricated on high-res epitaxy
- ✧ pixels of  $\leq 80 \times 80 \mu m^2$



# Investigating Large Area Sensors

- **Prototype multireticule sensor for "large" area detectors:**

- \*  $2304/3072 \times 2304/3072$  pixels ( $22/16 \mu\text{m}$  pitch)  $\Rightarrow 5 \times 5 \text{ cm}^2$  sensitive area
- \* requires combining several reticules
  - $\Rightarrow$  stitching process  $\Rightarrow$  establish proof of principle
- \* 2-sided read-out of 1152/1536 rows in 200-300  $\mu\text{s}$ 
  - $\Rightarrow$  Large Area Telescope for AIDA project  
(EU-FP7 approved recently)
- \* windowing of  $\lesssim 1 \times 5 \text{ cm}^2$  (collim. beam)
  - $\Rightarrow \lesssim 50\text{--}60 \mu\text{s}$  r.o. time
- \* 50-100  $\mu\text{m}$  pitch variants under consideration
  - $\Rightarrow$  trackers & FW disks (e.g. VD for EIC)



- **Submission expected in 2014:**

- \* bonus: avoid paving "large" areas with reticule size sensors  $\Rightarrow$  dead zones, material, connectics/complexity
- \* synergy with tracker layers and forward disk projects on collider & fixed target experiments
- \* 3 sensors will compose a beam telescope at CERN (AIDA project deliverable)
  - ▷ few ns time stamping resolution associated to each hit by TLU (scintillator)

# SUMMARY

- **CMOS sensor technology continues extending its domains of applications :**

- \* well suited for specifications governed by granularity, material budget, power consumption, ... (large surfaces ?), ...
- \* excellent performance record with beam telescopes (e.g. EUDET project)
- \* 1st vertex detector experience will be gained with STAR-PXL, starting data taking in  $\lesssim 2$  years
  - ↪ well adapted running conditions: 30-35°C, 100 kRad,  $10^{12} n_{eq}/cm^2$ , 200  $\mu s$

- **Next steps :**

- \* CBM-MVD : 2013/14 sensor with 40-50  $\mu s$  r.o. time and several MRad  $\oplus 10^{13} n_{eq}/cm^2$ 
  - ↪ also considered as an option for the upgrade of ALICE-ITS  $\Rightarrow$  Technical Proposal for end '11
- \* Large pitch : developments under way for trackers (e.g. external layers of inner trackers) and EM calorimeters (ALICE-FOCAL)
- \* Large sensors : 2013/14  $\triangleright 5 \times 5 cm^2$  sensors for forward disks (e.g. EIC vertex detector)
  - ↪ will also equip large area telescope of EU-AIDA project
- \* Faster 2D sensors (with in-pixel FEE) :  $\geq 2015 \triangleright 1-2 \mu s$  read-out time  $\rightsquigarrow$  SuperB fact. ?

- **Full potential of technology far from being exploited :**

- \* important 1st step (2011) : move to 0.18  $\mu m$  feature size
- \* far future ( $> 5$  years) : multi-tier (3D) sensors using vertical integration

# Perspectives: Fast 2D sensors

- Evolve towards feature size  $\ll 0.35 \mu m$  :

- ✧  $\mu$ circuits : smaller transistors, more Metal Layers, ...
- ✧ sensing : triple well, depleted sensitive volume, ...

- Benefits :

- ✧ faster read-out  $\Rightarrow$  improved time resolution
- ✧ higher  $\mu$ circuit density  $\Rightarrow$  higher data reduction capability
- ✧ thinner gates, depletion  $\Rightarrow$  improved radiation tolerance

- On-going R&D (examples) :

- ✧ APSEL sensor (130nm) for SuperB & ILC Vx Det. :

- in-pixel pre-amp + shaping + discri.
- sensing through buried n-well
- shallow n-well hosting P-MOS T




- ✧ LePIX project (90 nm) for sLHC trackers :

- large pixels connected individually to peripheral FEE (fast !)
- high-resistivity substrate, high depletion voltage

- Main limitations :

- ✧ VDSM technologies not optimised for analog  $\mu$ circuits (low V !)  $\Rightarrow$  reliability
- ✧ conflict between speed (e.g. 10 ns) and granularity (e.g.  $20 \times 20 \mu m^2$  pixels)


$\Rightarrow$  Natural trend : chip stacking



# Using 3DIT to reach Ultimate CMOS Sensor Performances

- 3D Integration Technologies allow integrating high density signal processing  $\mu$ circuits inside **small** pixels by stacking ( $\sim 10 \mu m$ ) thin tiers interconnected at pixel level
- 3DIT are expected to be particularly beneficial for CMOS sensors :
  - ✧ combine different fab. processes  $\Rightarrow$  chose best one for each tier/functionnality
  - ✧ alleviate constraints on peripheral circuitry and on transistor type inside pixel, etc.
- Split signal collection and processing functionalities :

- ✧ Tier-1: charge sensing
- ✧ Tier-2: analog-mixed  $\mu$ circuits
- ✧ Tier-3: digital  $\mu$ circuits



- **The path to nominal exploitation of CMOS pixel potential :**
  - ✧ fully depleted 10-20  $\mu m$  thick epitaxy  $\Rightarrow$   $\lesssim 5$  ns collection time, rad. hardness  $>$  Hybrid Pixel Sensors ???
  - ✧ FEE with  $\leq 10$  ns time resolution  $\rightarrow$  solution for CLIC & HL-LHC specifications ???
- **3DIC  $\equiv$  consortium coordinated by FermiLab has already produced 1st generation of chips**

# The Quadrature of the Vertex Detector

