02.03.2023

TREDI 2023

A low-power, 64-channel ASIC for space applications for Cherenkov radiation detection

ASI-INFN agreement for EUSO-SPB2

A. Di Salvo¹, S. Garbolino¹, S. Tedesco^{1, 2}, A. Rivetti¹, M. E. Bertaina^{1, 3}, Antonio Palmieri^{1, 3}






Istituto Nazionale di Fisica Nucleare

¹ National Institute for Nuclear Physics, Section of Torino, Torino, Italy

² Politecnico di Torino, Dipartimento di Elettronica e Telecomunicazioni, Torino, Italy

³ University of Torino, Physics, Torino, Italy


Research context




Angela V. Olinto, POEMMA and EUSO-SPB: Space Probes of the Highest Energy Particles, 2018

- Detection of Extensive Airshowers (EASs) generated by Ultra-High Energy Cosmic Rays (UHECRs) beyond 100 PeV and Cosmic Neutrinos (CNs) through Cherenkov radiation processes.
- The fast sampling of the signal is mandatory: 200 MHz.
- 64-channel ASIC implemented in a commercial 65 nm CMOS technology.
- A system to readout a camera plane composed by a matrix of Silicon Photo-Multipliers (SiPMs).

Camera architecture




- Upper array: background (light pollution and storms).
- Lower array: region of interest.




- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.


No full sampling system.



- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.





1: sampling, a **trigger** is generated and the signal is acquired.




- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.


- Manager of the sections (namely of the cells).
- The cells must address **5 states**: idle, sampling, warm-up, digitizing and reading. These processes are implemented with a **Finite State Machine** (FSM).
- Channel configurability (256, 64, 32 cells).






• The 256 cells are partitioned into smaller **segments** to **derandomize** the incoming signal: a group of 32 cells is organized into a **section**. The chip can be configured to operate with 32, 64 or the full 256-cells depth₈








Ramp linearity


- An input amplifier.
- Two comparators for hitmaps generation.
- A digital channel controller.
- 256 memory cells with embedded Wilkinson ADC.
- A ramp generator.
- A digital Gray counter.

- **Sampling**: the switch is closed so the output is equal to the reference voltage.
- **Conversion**: the switch is open and C_f integrates the current thus providing a ramp.




- It is exclusively driven by the channel controller and enabled during the **digitizing** process.
- The counter is progressively increased by one at each clock cycle until the saturation of the counter itself occurs. The ramp generator is accordingly activated during this time window.
- Configurable in the range 8-12 bits.


Front-end



Front-end



Place & Route



Power

Block	Power	Area	N	Power _T	$Area_T$
	(μW)	(μm^2)		(μW)	(μm^2)
Cell	2.5	352.44	256	640	90224.64
Section	2.5	96.48	8	20.0	771.84
Section controller	31.36	839.88	4	125.44	3359.52
Gray counter	42.4	376.20	1	42.4	376.20
Gray decoder	2.86	357.48	1	2.86	357.48
Channel controller	430	8083	1	430	8083
Total				1260.7	103172.68


- Worst case, low power library.
- Estimation before P&R, based on the area of standard cells (no routing).
- Imaging mode.
- Segmentation 32.
- clock gating enabled.
- Range: 2135 ns (from sampling to readout stage) at $f_s = 200$ MHz.

Readout


Hitmap generation.

Steps:


- Comparator values are stored in latches.
- Low level trigger evaluated: first hitmap (ASIC level).
- High level trigger evaluated: second hitmap (ASIC level).
- Read hitmap request generated.
- Acknowledge signal from FPGA.
- Sending hitmap to FPGA (130 ns at 400 MHz in DDR).
- Read data request generated.
- Acknowledge signal from FPGA.
- Sending data to FPGA.




High threshold



Low threshold



On the edge




Light pollution


Summary


- Detection of Extensive Airshowers.
- 64-channel ASIC implemented in a commercial 65 nm CMOS technology.
- High level of configurability:
 - Segmentation:
 - 32 cells
 - 64 cells
 - 256 cells
 - Resolution:
 - 8 12 bits
 - Trigger:
 - Internally generated
 - Externally provided
 - Mode:
 - Sparse
 - Imaging
- Production run before the summer.

Backup



Mode





Imaging mode

Sparse mode

Derandomization

The input signal follows the Poisson distribution. The probability of receive n events is:

$$P_n = \mu^n \frac{e^{-\mu}}{n!}$$

Supposing to have an event rate of **100 kHz**, and a dead-time of **8 µs**, the probability of loosing an event is:

$$P_{loss} = 1 - e^{-0.8} \simeq 0.55$$

By using **n** segments this probability is evaluated as:


$$P_{loss} = 1 - \sum_{0}^{n} \mu^{n} \frac{e^{-\mu}}{n!}$$

With 4 segments P_{loss} would be equal to about 0.5%

Channel controller simulation

	Msgs							
<pre>//b_channel/channel_m/front_end_m/signal_input</pre>	0.868909							
💠 /tb_channel/channel_m/front_end_m/trigger	1'h0			⊐.				
/tb_channel/channel_m/channel_controller_m/state_SEC0_B0_32	READING_SE	SAMPLING_SEC I DIGITIZING_SEC0_		READING	G_\$EC0_B0_32		SA (WARMUP_\$EC0_B0_32	
/tb_channel/channel_m/channel_controller_m/next_state_SEC0_B0_32	READING_SE	SAMPLING_SEC) DIGITIZING_SEC0_	B0_32		G_\$EC0_B0_32		SA (WARMUP_\$EC0_B0_32	
/tb_channel/channel_m/channel_controller_m/state_SEC0_B1_32	DIGITIZING_S	IDLE_SEC0_B1 [\$AMPLIN] WARN	IUP_SEC0_B1_32		NG SEC0_B1_32		READING_SEC0_B1_32	
/tb_channel/channel_m/channel_controller_m/next_state_SEC0_B1_32	DIGITIZING_S	IDLE_SEC0_B1 (SAMPLING (WARM	UP_SEC0_B1_32	DIGITIZIN	IG_SEC0_B1_32		READING_SEC0_B1_32	
/tb_channel/channel_m/channel_controller_m/state_SEC1_B2_32	WARMUP_SE	IDLE_SEC1_B2_32 SAMP	LING WARMUP_SEC1_B2_32	ļ			DIGITIZING_SEC1_B2_32	
/tb_channel/channel_m/channel_controller_m/next_state_SEC1_B2_32	WARMUP_SE	IDLE_SEC1_B2_32 SAMPI	ING (WARMUP_SEC1_B2_32	j			DIGITIZING_SEC1_B2_32	
/tb_channel/channel_m/channel_controller_m/state_SEC1_B3_32	WARMUP_SE	IDLE_SEC1_B3_32	SAMPLIN. WARMUP_SEC1_B3_32	j				
/tb_channel/channel_m/channel_controller_m/next_state_SEC1_B3_32	WARMUP_SE	IDLE_SEC1_B3_32	SAMPLIN., WARMUP_SEC1_B3_32	j				
/tb channel/channel m/channel controller m/state SEC2 B4 32	WARMUP SE	IDLE SEC2 B4 32	X SAMPLING SE X WARMU	P SEC2 B4	32			
/tb_channel/channel_m/channel_controller_m/next_state_SEC2_B4_32	WARMUP SE	IDLE SEC2 B4 32	Į SAMPLING SE Į WARMU	P SEC2 B4	32			
/tb_channel/channel_m/channel_controller_m/state_SEC2_B5_32	SAMPLING S	IDLE SEC2 B5 32	SAMPLI	N WARMU	JP SEC2 B5 32			
/tb_channel/channel_m/channel_controller_m/next_state_SEC2_B5_32	SAMPLING S	IDLE SEC2 B5 32	(SAMPLIN	J WARMU	JP SEC2 B5 32			
/tb_channel/channel_m/channel_controller_m/state_SEC3_B6_32	IDLE SEC3 B	IDLE SEC3 B6 32		SAMPLI	ING S WARMUP SE	C3 B6 32		
/tb_channel/channel_m/channel_controller_m/next_state_SEC3_B6_32	IDLE_SEC3_B	IDLE SEC3 B6 32		SAMPLI	ING S WARMUP SE	C3 B6 32		
/tb_channel/channel_m/channel_controller_m/state_SEC3_B7_32	IDLE_SEC3_B	IDLE SEC3 B7 32		-i	SAMPLI XV	VARMUP SEC3 B7 32		
/tb_channel/channel_m/channel_controller_m/next_state_SEC3_B7_32	IDLE SEC3 B	IDLE SEC3 B7 32		i	ÍSAMPLI Í W	ARMUP SEC3 B7 32		
- to channel/dhannel michannel controller michannel pointer memory	5'd0 5'd0 5'd0 5	0000000 1000000	0001	2 0 0 15 1	1 12 23 0 28 15 1	0 28 15 1 12 23 17 28	10 28 15 1 12 23 17 22	
i - ◆ 171	5'd0	0			11	0		
	5'd0	0			28			
	5'd0	0		15				
	5'd1	0	(1					
	5/d12	0	112					
	5'd23	0	(23					
	5/d17	0 17						
	51/28	0 128					22	
🛨 🖕 /tb_channel/channel_m/gray_decoder_m/decoded_data	12'd28	0		28111		X X X X X X X X X X X X X X X X X X X		
	12 020							
// // with the second sec	12'd28					<u></u>		<u> </u>
					-+			
//tb_channel/channel_m/channel_controller_m/state_SEC0_64	3'hx	x						
🛎 🗊 🖲 Now	122455 ns	30500 ns 31000 r	ns 31500 ns	32000 ns	32500 n	is 33000 ns	33500 ns	34000 ns
🛱 🎤 😔 Cursor 1	30702.5 ns	30702.5 ns	1280 ns		020001	00000110		
💼 🖌 😑 Cursor 2	31988.36 ns		5.86 ns 31	988.36 ns		-1274.14 ns		
🔓 🎤 😑 Cursor 3	33262.5 ns						33262.5 ns	
🔓 🌽 😑 Cursor 4	31982.5 ns		31	982.5 ns				

SiPMs



SiPMs: FBK, pitch of 25 µm, 3 x 3 mm, 2 arrays of 8 x 8 pixels.

SiPMs

- Background:
 - Radiation damage.
 - Background photons due to scintillation processes or fluorescent materials.
 - A signal can be directly induced in SiPM by high charge ions.
- By considering a **threshold** at 7 photon-electrons, the estimated **background rate** is ~1 kHz and it will rise up to 200 kHz.
- The estimated event rate is ~100 events per year.
- The estimated **total dose** is ~1 krad/year.
- The expected Dark Count Rate (DRC) is ~ 22 Mhz at the end of the mission (3 years).

Power

Block	Power	Area	N	Power _T	$Area_T$
	(μW)	(μm^2)		(μW)	(μm^2)
Cell	2.5	352.44	256	640	90224.64
Section	2.5	96.48	8	20.0	771.84
Section controller	31.36	839.88	4	125.44	3359.52
Gray counter	42.4	376.20	1	42.4	376.20
Gray decoder	2.86	357.48	1	2.86	357.48
Channel controller	430	8083	1	430	8083
Total				1260.7	103172.68

- Digital block designed for the readout of a group composed by 8 channels (this circuit is not included in the table):
 - Digital readout controller: area 2896 µm², power 0.3495 mW
 - Serializer: area 896 µm², power 0.1464 mW.
 - Divided by 8: + ~0.06 mW per channel.