CERN



CMOS sensors for vertex detectors


Francesca Carnesecchi

24th April 2023, Zurich Experimental Particle and Astro-Particle Physics Seminar

Reconstruct a charged particle track to understand underlying physics processes in HEP, for precise studying or seeking signs of new physics.

In HEP experiments:


- **Trajectory of charged particles:**
- experiments: ectory of charged particles: pattern recognition and identification of particle tracks at large background and pileup levels



Reconstruct a charged particle track to understand underlying physics processes in HEP, for precise studying or seeking signs of new physics.

In HEP experiments:


- **Trajectory of charged particles:**
- experiments: ectory of charged particles: pattern recognition and identification of particle tracks at large background and pileup levels
- Extrapolate tracks to the origin 2.
 - Primary vertices position
 - Find secondary vertices
- Momentum measurement of particles 3. (resolution depends on detector space resolution, number of tracking layers, total length of tracker, bending field and material budget) Measurement of specific ionization 4.



Reconstruct a charged particle track to understand underlying physics processes in HEP, for precise studying or seeking signs of new physics.

In HEP experiments:

- **Trajectory of charged particles:**
- experiments: ectory of charged particles: pattern recognition and identification of particle tracks at large background and pileup levels
- Extrapolate tracks to the origin 2.
 - Primary vertices position
 - Find secondary vertices
- Momentum measurement of particles 3. (resolution depends on detector space resolution, number of tracking layers, total length of tracker, bending field and material budget) Measurement of specific ionization 4.



Reconstruct a charged particle track to understand underlying physics processes in HEP, for precise studying or seeking signs of new physics. San

From the point of view of **detector requ** finding vertices is a quite challenging

> Vertex detector²⁾

Tracker⁵⁾

Ultrafast timing4)

Radiation tolerance NIEL

Radiation tolerance TID

tor requirements, lenging task	A A									
	DRDT	< 2030 2030-2035 2035- 2040-2045 >2045								
Position precision	3.1, 3.4									
Low X/X _o	3.1, 3.4									
Low power	3.1, 3.4									
High rates	3.1, 3.4									
Large area wafers ³⁾	3.1, 3.4									
Ultrafast timing ⁴⁾	3.2									
Radiation tolerance NIEL	3.3									
Radiation tolerance TID	3.3									
Position precision	3.1, 3.4									
Low X/X _o	3.1, 3.4									
Low power	3.1, 3.4									
High rates	3.1, 3.4									
Large area wafers ³⁾	3.1, 3.4									

CERN

sensors

CMOS


Zurich, Seminar,

24th April 2023,

3.2

3.3

3.3






Run Number: 266904, Event Number: 25884805

Date: 2015-06-03 13:41:54 CEST

p-p 13 TeV first stable beam of Run 2




Finding vertices


Reconstruction of primary vertices


Often multiple interactions within single "Event" (pile-up interactions).

Understanding which tracks originate from a given interaction/process requires reconstruction of the vertex

- Huge R&D to add time resolutions ~10–100 ps \rightarrow timing layer or 4D tracking








Finding vertices

Reconstruction of primary vertices

Often multiple interactions within single "Event" (pile-up interactions).

Understanding which tracks originate from a given interaction/process requires reconstruction of the vertex


- Huge R&D to add time resolutions ~10–100 ps \rightarrow timing layer or 4D tracking



Reconstruction of secondary vertices

Decays vertex of short-lived particles:

- Interactions with detector material
- photon conversions or hadronic interactions



 $\approx 100 \mu m$ and $\approx 500 \mu m$ respectively

9

Finding vertices

 d_0 resolution (pointing resolution) \rightarrow detector capability to separate secondary vertex


 $\boldsymbol{\sigma}^2_{d0} = [\boldsymbol{\sigma}^2_{sp}] + [\boldsymbol{\sigma}^2_{ms}]$

Resolution of the extrapolation from the measured points to the Interaction Point. **Considering 2 layers**:

$$\boldsymbol{\sigma}_{\rm SP} = \sqrt{\left(\frac{r_2}{r_2 - r_1}\sigma_1\right)^2 + \left(\frac{r_1}{r_2 - r_1}\sigma_2\right)^2}.$$

Uncertainty due to multiple coulomb scattering (in beam pipe and detector layers) $\sqrt{w/V}$

$$\sigma_{\rm ms} \approx r_1 \theta_{RMS} \approx r_1 \frac{\sqrt{x/\Lambda_0}}{\beta cp}$$



 $d_0\ resolution$ improves with:

- Lower material budget x/X₀ (in particular for the first layer)
- Get closer to IP for r₁ (and r₂, but keeping r₂ as far away as possible from r₁)
 → limited by beam pipe size, radiation, particle density and bkg (r₂ by the cost)
- Better detector spatial resolution (in particular for the first layer, σ₁)

CERN **Finding vertices**


 d_0 resolution (pointing resolution) \rightarrow detector capability to separate secondary vertex

 $\boldsymbol{\sigma}^{2}_{d0} = \boldsymbol{\sigma}^{2}_{sp} + \boldsymbol{\sigma}^{2}_{ms} -$

Resolution of the extrapolation from the measured points to the Interaction Point. Considering 2 layers:


$$\boldsymbol{\sigma}_{\rm sp} = \sqrt{\left(\frac{r_2}{r_2 - r_1}\sigma_1\right)^2 + \left(\frac{r_1}{r_2 - r_1}\sigma_2\right)^2}.$$

Spatial resolution for a binary readout, p=pitch



Uncertainty due to multiple coulomb scattering (in beam pipe and detector layers) $\int \sqrt{V}$

$$\sigma_{\rm ms} \approx r_1 \theta_{RMS} \approx r_1 \frac{\sqrt{x/\Lambda_0}}{\beta cp}$$



d₀ resolution improves with:


- Lower material budget (x/X₀)
- Get **closer** to IP
- Better detector spatial resolution (in particular for the first layer, σ_1)

Spatial resolution improves with:


- **Smaller pitch**
- **Higher S/N**
- **Charge sharing** between more pixels/strips (Caveat: if too large might be excessive...)

Depends also on several factors: en.loss fluctuation, diffusion, charge trapping, ...

CMOS MAPS past, present and future



CERN Hybrid vs MAPS



Hybrid : sensor and readout chip as separate entities \rightarrow need to be interconnected

- Majority of presently installed systems
- Spin-off from HEP developments
- 100 % fill factor easily obtained
- Sensor and ASIC can be optimized separately

Monolithic Active Pixel Sensor : integrate sensor and all electronics chain in one chip

- Easier integration
- Commercial process, lower cost
- Very low capacitance \rightarrow low power
- Lower material budget
- Small pixel pitch
- Traditionally worse for speed, S/N, rad hard BUT last years large improvements

sensors

CMOS MAPS – evolution and applications


Qualitative timeline...

Early Since more 2009 1969 Today **1990s** than 10 years Digital imaging \rightarrow with the invention of the Charge-Coupled Device (CCD), Since more than 10 years CMOS \rightarrow leading imaging technology → Start of the the digital imaging **revolution** CMOS used in **camera phones**, vehicles, machine vision, human Emergence of **C**omplementary recognition and security systems Metal-Oxide Silicon (CMOS) - most widespread implementation of image sensors Image Sensor technology \rightarrow main advantage: price - need to increase sensitive area to 100% (no focussing lenses for charged particles, only for photons) CMOS Image Sensor Integrated Circuit Architecture Analog-to-Digital Conversion Signa Amplifier Improved commercial and consumer Column **Bus Transis** Nobel Prize in Physics products for decades and is one of the and Timing Contro Willard S. Boyle and George E. Smith most important technological innovations "for the invention of an imaging of the past half-century semiconductor circuit - the CCD Continuously improvements in CCDs sensor" Figure 1 Source: Olympus Digital Logic (Interface, Timing, Processing, Output) Source: Olympus (optical microscopy

14

CMOS MAPS – evolution for charged particles

At the beginning, standard CMOS \rightarrow low-resistivity silicon




- N.B. **NMOS transistors in a pwell** \rightarrow to shields the source and drain junctions from the epitaxial layer \rightarrow essential, otherwise these sources and drains would act as collection electrodes
- \rightarrow would prevent the nwell from collecting all the signal charge.

15

CMOS MAPS – evolution for charged particles CERN

In order to properly detect charged particles \rightarrow high resistive epitaxial layer, with doping few order of magnitude smaller than one of the p++ substrate



Epitaxial layer partially depleted Minority carriers diffuse in the epi layer...

...potential barriers at its boundaries which keep minority carriers confined in epi...

... till they reach the depleted region → drift

 $V_1 = \frac{kT}{q} ln \frac{N_{sub}}{N_{epi}}$

 $V_2 = \frac{kT}{q} \ln \frac{N_{PWELL}}{N_{eni}}$


Monolithic detectors offer advantages in terms of detector assembly, production cost and input capacitance \rightarrow promising for pixel detectors and full tracking detectors

sensors


STAR – first application in HEP



Full detector in 2014




MIMOSA-1 chip unit 2001, https://doi.org/10.1016/S0168-9002(00)00893-7 Early versions with thin and low resistivity epi-layer



Physics Runs in 2015-2016

- 2 layers at 2.8 and 8 cm
- 400 sensors of **MIMOSA-28** as brick
- 0.16 m²
- 356 MPixels



STAR – first application in HEP

Full detector in 2014

Final chip chosen → Ultimate (aka MIMOSA 28)


- technology node 0.35 µm CMOS
- power ~ 150 mW/cm²
- 20 µm high-resistivity p-epi layer not fully depleted and no reverse bias
 - Charge collected (mostly) by diffusion
 - Typical charge collection time < 100ns
 - up to ${\sim}10^{12}~1MeV~n_{eq}/cm^2$
- Radiation length (1st layer): x/X₀ = 0.39%
- in-pixel simple circuit: 2T structure
- Integration time 190 µs
- 18.4 µm pitch
- 576 x 1152 pixels, 20.2 x 22.7 mm²













time

sensors

STAR – first application in HEP

Full detector in 2014






The INMAPS process

2008, https://doi.org/10.3390/s8095336 STFC development, in collaboration with TowerJazz

Standard CMOS with additional deep P-well implant \rightarrow Quadruple well technology



In-pixel: Amplification, Discrimination

Before


limitation of in-pixel circuitry (only NMOS), charge collection by diffusion

Now

new generation of CMOS APS for scientific applications with **complex CMOS circuitry inside the pixel** (TowerJazz CIS 180nm) Additional deep P-well :

- 100% efficiency
- CMOS electronics in pixel





F.Carnesecchi,

CERN

sensors

CMOS

Seminar,

Zurich,

24th April 2023,


ALPIDE in ALICE – ITS2 CÉRN

First MAPS in HEP with sparse readout similar to hybrid sensors

11 m²

24 kchips


Inner Tracking System 2 (ITS2) upgrade – installation during 2021 (LS2)



In-pixel: Amplification, Discrimination and Multi event buffer

ITS2, Closer, thinner, better:

- 23 mm from IP
- $0.36\% \text{ x/X}_0 \text{ per layer, Inner Barrel}$ •
- pixel size ~ $27x29 \ \mu m^2$ •



ALPIDE in ALICE – ITS2

First MAPS in HEP with sparse readout similar to hybrid sensors

Inner Tracking System 2 (ITS2) upgrade – installation during 2021 (LS2)


Single ALPIDE chip




In-pixel: Amplification, Discrimination and Multi event buffer


ITS2, Closer, thinner, better:

- 23 mm from IP
- 0.36% x/X₀ per layer, Inner Barrel
- pixel size ~ 27x29 µm²




ALPIDE also for several other physics experiments, in space and for medical applications






Proton CT (tracking)



CSES - HEPD2

ALPIDE in ALICE – ITS2


First MAPS in HEP with sparse readout similar to hybrid sensors



TJ CMOS 180 nm INMAPS imaging process (TJ)

High-resistivity (> 1kW cm) p-type epitaxial layer (25µm) on p-type substrate


- Small n-well diode (2µm), ~10 times smaller than pixel => low capacitance (~fF)
- Qin (MIP) ≈ 1300 at ≈ 40mV
- **Reverse bias voltage** (-6V < Vbb < 0V) to substrate
- but no full depletion -> NIEL up to ~10¹³⁻¹⁴ 1 MeV n_{eq}/cm²
- **INMAPS** process \rightarrow Deep PWELL shields NWELL of PMOS transistors
- charge collection time <30ns (Vbb = -3V)
- power: 300 nW /pixel (<40 mW/cm², in matrix ~6 mW/cm²)




time

ALPIDE in ALICE – ITS2

First MAPS in HEP with sparse readout similar to hybrid sensors






...and currently working (since 2 years):

- with stable operation of all the 24k
 ALPIDEs
- >99% functional pixels
- Very low FHR

What next? What do we need further in HEP?



CMOS MAPS in HEP - summary and requirements

CMOS MAPS used in several applications


In HEP several experiments used/will use CMOS: STAR,ALICE,DEPFET in Belle,CBM,MPD,sPHENIX, Mu3e,...

More and more **future applications** are **demanding to improve among several aspects**:

Increase radiation tolerance

Stitching

- Improve time resolution (0.05 ns µs)
- Scalability (larger and larger areas)
- Reduce the **power consumption**.
 - 20-40 mW/cm² (30 µm pixels)
 - Analog power consumption $P\sim(Q/C)^{-m}$, m=2 usually \rightarrow Q/C key parameter
 - Input capacitance: O(1-5 fF), also to reduce noise
- Improve even further the impact parameter, and as a consequence:
 - **Position resolution** (~5 µm, pixel pitch ~ 10-30 µm)
 - Move to deeper sub micron tech. node (65 nm node)
 - Reduce material budget (from $x/X_0 \simeq 0.3\%$ down to ~0.05%)
 - Larger wafers: at the moment we are stuck in 90s, with 200 mm (8") → needed o increase to 300 mm (12") for next upgrades



From F. Hartmann, HST2017

B F.Carnesecchi, 24th April 2023,

sensors

CMOS

Zurich, Seminar,

CMOS MAPS in HEP - summary and requirements

CMOS MAPS used in several applications

In HEP have been used by several experiments: STAR, ALICE, DEPFET in Belle, CBM, MPD, sPHENIX, Mu3e,...

More and more **future applications** are **demanding to improve among several aspects**:

dates are r	"Technical" Start Date of Facility (This means, where the dates are not known, the earliest technically feasible start date is indicated - such that detector R&D readiness is not the delaying factor) http://dx.doi.org/10.17181/C ERN.XDPL.W2EX		<		<2030	<2030		2030-2035		i		2035 - 2040	2040-2045			>2045			
the delayir http			Panda 2025	CBM 2025	NA62/Klever 2025	Bele II 2026	ALICELS3 ¹⁾	ALICE 3	LHCb (≳IS4) ^{‡)}	ATLAS/CMS (≈ L34) ¹⁾	BIC	LHeC	ILC ²⁾	FCC-ee	cuc 20	FCC-Hh	FCC-eh	Muon Collider	
			Position precision o _{ht} (µm)		≃5		≲5	≃3	≲3	≲10	≲15	≲3	≃5	≲3	≲3	≲3	≃7	≃5	≲5
		DRDT3.1 DRDT3.4	x/x _o (%/layer)	≲0.1	≃ 0.5	≃ 0.5	≲0.1	≃0.05	≃0.05	≃1		≃0.05	≲0.1	≃ 0.05	≃ 0.0 5	≲0.2	≃1	≲0.1	≲0.2
R	CM OS		Power (mW/cm²)		≃ 60			≃ 20	≃ 20			≃ 20		≃ 20	≃ 20	≃ 50			
Vertex Detector	A 1	<u> </u>	Rates (GHz/cm ²)		≃ 0.1	≃1	≲0.1		≲0.1	≃6		≲0.1	≃0.1	≃ 0.05	≃0.05	≃5	≃ 30	≃ 0.1	
C LUC	M APS Planar/3D/Passive LGADs		Wafers area (") ⁴⁾					12	12			12			12		12		12
š	Planar	DRDT 3.2	Timing precision $\sigma_t (ns)^{5)}$	10		≲0.05	100		25	≲0.05	≲0.05	25	25	500	25	≃5	≲0.02	25	≲0.02
		T3.3	Radiation tolerance NIEL (x 10 ¹⁶ neg/cm ²)							≃6	≃2						≃ 10 ⁷		
		DRDT3.	Radiation tolerance TID (Grad)							≃1	≃ 0 .5						≃ 30		


27

(Detour parenthesis about stitching)

Reticle stitching:


- Needed if sensor size > reticle size, 26mm x 32 mm
- Reticule made of blocks
- Printing only individual blocks at each step with a tiny well-defined overlap
- Different sub-reticle (~1cm x 1cm) for edge and active ares

- Will be fundamental to move to larger sensor size → no limit (if not the wafer size itself)
- New technique, never tested in HEP yet



Depleted MAPS, DMAPS

A common path in order to face the radiation tolerance and to improve the time resolution is to try to realize a first full depletd CMOS MAPS. Two different ways could bring to this results:




Electronics inside charge collection well

large collection electrode

- → C~300 fF → higher noise O(100 e-) and speed/power penalty
- high and homogeneus electric field
- homogeneous weighting field
- on average short(er) drift paths
- Large depletion depth
- less trapping -> radiation hard
- possible cross-talk (digital to sensor)

E.g. MUPIX, RD50, MONOLITH, LF MONOPIX, ATLASPIX For timing: very uniform, small wf but larger landaus



Electronics outside charge collection well

small collection electrode


- → C~3fF → reduced noise O(10 e-) and lower analog power budget (noise, speed)
- potentially low field regions
- Less homogeneus weighting field
- on average long(er) drift distances
- smaller depletion depth, needs process modification
- radiation hardness needs process modification
- less prone to cross-talk


E.g. MALTA, TJ MONOPIX. CLICTD, FASTPIX, ALICE, ARCADIA For timing: large wf, small landaus

29

ATLAS and Mu3e

Large collection electrode to fully deplete






The collection diode occupies a large part of the pixel Mu3e

- Electronic circuits inside deep n-well
- HV O(60 120V) contacts at the top side
- MUPIX8 pixel: 80x81 µm2
- Circuitry in the collection diode introduces additional sensor capacitance
- Keep pixel circuitry as simple as possible
- Confine digital circuitry at the periphery


pixel Size	material Budget	time Resolution
$80 imes 80 \mu$ m	\leq 1 ‰/Layer	\leq 20 ns

ATLAS and Mu3e

Large collection electrode to fully deplete



Better sensor radiation tolerance and timing: rad hard, but large C (100fF or more)




Courtesy I.Peric and A. Schoening

31



LHC LS3, 2027/28

How can we further improve the ITS2 performance?



Q. Can we further improve the ITS2 performance?

A. Yes, replacing the 3 innermost layers


with new ultra-light, truly cylindrical layers

N.B. Important similarities between vertex detector requirements for **FCC**_{ee} factories and for ALICE upgrades & **EIC**

ALICE ITS3

LHC LS3, 2027/28

How can we further improve the ITS2 performance? Replacing the 3 innermost layers



- **Circuit board** \rightarrow not required if integrated in circuit (stitching)
- Water cooling \rightarrow not required if power consumption < 20 mW/cm²
- Mechanical support \rightarrow not required if self supporting arched structure

33

ALICE ITS3: 6 truly cylindrical wafer-scale MAPS

Detector concept

From 432 flat to 6 bent sensors


Key ingredients:

- 300 mm wafer-scale MAPS sensors, fabricated using stitching
- thinned down to 20-40 µm, making them flexible
- bent to the target radii

 (L₀ 23 mm → 18 mm, closer to the interaction point thanks to the new beampipe at 16 mm)
- mechanically held in place by carbon foam ribs
- cooled down by air

Key benefits:

- extremely low material budget: 0.02-0.05% X₀
 (beampipe: 500 µm Be, 0.14% X₀)
- **homogeneous** material distribution: negligible systematic error from material distribution



ALICE ITS3 - Silicon flexibility and bending


50 µm Dummy chip

Radius = 30 mm

Monolithic Active Pixel Sensors are flexible already at thicknesses that are used for ITS2

ALICE

ALICE ITS3 - Silicon flexibility and bending




Mechanical mockup of 3 truly cylindrical dummy layers Radii: 18 mm, 24 mm, 30 mm

Final aim \rightarrow turn these **dummy silicon** chips into a true single die monolithic pixel sensor

First submission in the Tower Partners Semiconductor (TPSCo) 65 nm technology **Small collection electrode**


Verification of the technology for charge collection efficiency, detection efficiency, radiation hardness:

- larger wafers: 300 mm (instead of 200 mm), single "chip" is enough to equip an ITS3 half-layer
- smaller structure sizes to: lower power consumption, increase spatial resolutions, increase in-pixel circuitry, increase yield **APTS**




- **matrix**: 6x6 pixels
- readout: direct analogue readout of central 4x4
- **pitch**: 10, 15, 20, 25 µm
- process: 3 variants
- design: different nwell/pwell





- **matrix**: 65x32, 48x32 pixels
- **readout**: rolling shutter analog
- **pitch**: 15, 25 µm
- **process**: 3 variants

DPTS




- matrix: 32x32 pixels
- readout: async. digital with ToT
- **pitch**: 15 µm
- process: 1 variant

37

R&D - Process modification

First submission in the Tower Partners Semiconductor (TPSCo) 65 nm technology Small collection electrode

ALICE received **3 variants processes**, indeed spherical junction depletion thickness \rightarrow proportional only to cubic root of reverse bias, inner radius R1 to be kept small for low capacitance \rightarrow Deep pwell and substrate limit extension of the depletion layer NMOS PMOS COLLECTION




Need process modification:

\rightarrow development in MALTA, Monopix, ALICE, CLICpix, ... :

move junction away from the collection electrode to create a planar junction and deplete the epitaxial layer https://doi.org/10.3390/s8095336

38

R&D - Process modification




Standard ALICE ITS2 type

- High res. p-type epi. (> 1 kΩ.cm)
- INMAPS process
- Reverse bias typ. -3 V
- enhanced (but not yet full) depletion
- some charge collected by diffusion only → slow
- Operation up to 10¹⁴ n_{eq}/cm²

Charge sharing


Charge Collection efficiency and speed

CERN **R&D** - Process modification



Standard ALICE ITS2 type

- High res. p-type epi. (> 1 k Ω .cm)
- **INMAPS** process
- Reverse bias typ. -3 V
- enhanced (but not yet full) depletion
- some charge collected by diffusion only \rightarrow slow
- Operation up to $10^{14} n_{eq}/cm^2$



Modified implement a planar junction (N implant) separate from the collection electrode

- full volume can be depleted
- Charge collection time < 1 ns
- Operational up to 10¹⁵ n_{eq}/cm²
- better charge collection in lateral direction
- Maintain small capacitance
- No significant circuit/layout changes

https://dx.doi.org/10.1016/j.nima.2017.07.046


Charge sharing

Charge Collection efficiency and speed

Carnesecchi, Ш 40


24th April 2023,

R&D - Process modification



Standard ALICE ITS2 type


- High res. p-type epi. (> 1 kΩ.cm)
- INMAPS process
- Reverse bias typ. -3 V
- enhanced (but not yet full) depletion
- some charge collected by diffusion only → slow
- Operation up to 10¹⁴ n_{eq}/cm²




Modified implement a planar junction (N implant) separate from the collection electrode

- full volume can be depleted
- Charge collection time < 1 ns
- Operational up to 10¹⁵ n_{eq}/cm²
- better charge collection in lateral direction
- Maintain small capacitance
- No significant circuit/layout changes

https://dx.doi.org/10.1016/j.nima.2017.07.046



Modified with gap Additional gap in the low dose n-type implant




Modified extra implant Additional deep ptype implant in the low dose n-type implant

Charge sharing

Charge Collection efficiency and speed

CERN **R&D - Process modification**



Standard ALICE ITS2 type


<u>ج</u> ٦

ã 60

30


10


≻




Modified implement a planar junction (N implant) separate from the collection electrode

Modified with gap or extra implant





Modified with gap Additional gap in the low dose n-type implant



Modified extra implant Additional deep ptype implant in the low dose n-type implant




sensors


CMOS

Seminar,





R&D - Process modification




Modified extra implant Additional deep ptype implant in the low dose n-type implant

First submission in the Tower Partners Semiconductor (TPSCo) 65 nm technology

Small collection electrode


\rightarrow Process modification in 65 nm, 3 variants processes: standard, modified and modified with gap




First submission in the Tower Partners Semiconductor (TPSCo) 65 nm technology

Small collection electrode

 \rightarrow Process modification in 65 nm, 3 variants processes: standard, modified and modified with gap



First submission in the Tower Partners Semiconductor (TPSCo) 65 nm technology Small collection electrode



ALICE ITS3 – Stitching

our target: ~280 x 94 mm

For such large area \rightarrow stitching needed: aim at a realization of **a true single wafer scale sensor**

Required dedicated design effort:

• understanding stitching rules to make a particle detector

Peripheral circuits

Repeated Sensor Unit

2

HALF UNIT TOP

HALF UNIT BOTTOM

Peripheral circuits

Pads

Pads

• redundancy, fault tolerance

Crucial exercise to understand:

25.5 mm

yield

Endcap L

mm


14

2.39 mm

• uniformity


Pads

First MAPS for HEP using stitching





a next-generation LHC heavy-ion (soft QCD) experiment LHC-LS4 2033/34, to start in Run5



around a **60 m² MAPS** tracker:

- outer tracker will be ITS2 like (but order of magnitude larger)
- innermost layers (vertex detector) will be based on wafer-scale Silicon sensors "iris tracker", ITS3 like (but in vacuum)

This is the next big and concrete step for CMOS MAPS

ALICE3 – vertex detector

Unprecedented performance figures


- clear extension of ITS3 developments
- pushes **improvements** on a number of fronts

Will be based on wafer-scale, ultra-thin, curved MAPS


distance from interaction point: 5 mm
 inside beampipe, retractable configuration

Requirements:

- spatial resolution: $\approx 2.5 \,\mu\text{m}$
- material budget: $\approx 0.1\%X_0$ /layer




ALICE3 – vertex detector



Other R&D ongoing – bending 180 nm


- Functional chips ALPIDEs have been bent bent routinely
- Several ways were explored (bending before bonding, or vice versa, different jigs)
- The chips continue to work (doi:10.1016/j.nima.2021.166280)



- Full mock-up of the final ITS3,
 - 6 ALPIDE chips, bent to the target radii of ITS3 tested
- Beam test on µITS3:

called "µITS3" :

uniform among different radii




51

Other R&D ongoing – bending 65 nm


- **TPSCo 65nm chips bending**: both APTS and DPTS
- special boards developed to bond on the bent structure
- tests ongoing
 - so far all test structures are working
 - more measurements and sample preparation ongoing

APTS



DPTS






Other R&D ongoing – ACF interconnections

together with EP R&D WP1.3 (Dec 2020)

Anisotropic Conductive Films


Different way to interconnect: glue and interconnection in one step


- Based on epoxy film for mechanical connections, embedded with conductive particles for electrical connections.
- Challenge is the optimization of the ACF film ad the flip chip parameters for small pads
- Conductive micro particle



Silicon sensor substrate Contact pad 000000 O Contact pad 00 Read-out chip substrate

Conductive micro-particles





CERN

sensors


Other R&D ongoing – ACF

– interconnections

Anisotropic Conductive Films

In addition \rightarrow also useful to deal with smaller and smaller pixels


- Pixel pitch and size can be limited by the interconnection size to the FE
- Standard soldering or copper pillar would limit the pitch to 10um



Other R&D ongoing – Embedding

MAPS foils


Idea back to 2014 (Dulinski et al.) Embedding of chips into flexible printed circuit boards (Kapton foils)



- for mechanical protection
- as a possibility to add a power distribution layer

→ protect and interconnect sensors while adding only a small amount of material
 → Results in robust and flexible detector

https://doi.org/10.1016/j.nima.2022.167673





Large benefit from the commercial success (image sensors)

commercially available and easily obtainable in large quantities

CMOS MAPS are ideal devices for vertexing

low material budget (thin + low power), high resolution (small pixels), large surfaces (commercial process), non-planar geometries (thin silicon is flexible)

Large progress over the last decade

Several applications, e.g. STAR 2015 and ALICE ITS2 2021, and improvements on radiation hardness, low noise, and speed

Future/ongoing developments: bending, deeper sub micron tech. node (65 nm) and stitching (wafer scale) Big push from ALICE ITS3 (LHC LS3, 2027/28): new inner-most 3 layers, wafer-scale, bent, stitched sensors and also paves the way for the future experiment like ALICE 3 (LHC LS4, 2033/34): 60 m² silicon-only vertexer and tracker

R&D far beyond the strict experiment needs:

More a common path, with small or large collection diode. Process modification to improve on radiation hardness but also timing performance. Other cutting edge R&D, like bending of several structures, ACF, MAPS foil

CMOS MAPS have great prospects in future vertexing (and tracking) applications

56 Already several experiments are indeed envisioning them

Backup

ECFA Roadmap

http://dx.doi.org/10.17181/CERN.XDPL.W2EX

"Technical" Start Date		< 2030			2030 -2035		2035 -2040	2040 - 2045		> 2045	
		ALICE LS3	Belle II CBM	NA62	LHCb, ATLAS, CMS (≳ LS4) ⁷⁾	ALICE 3 - EIC	ILC	FCC-ee	CLIC	FCC-hh	Muon Collider
MAPS	technology node ¹⁾	65 nm - stitching	65 nm - stitching			28 nm ≲2		8 nm	≃ 10 nm	≲ 28 nm	
	pitch	10 - 20 μm	10 - 20 μm			pitch $\lesssim 10~\mu m$ for $\sigma_{\!\!nit} \lesssim 3~\mu m$ in VD					
					Reduce z-granularity in TK - pad granularity in analog Cal.						
	wafer size ²⁾	12"	12"			12"					
	rate ³⁾		O(100) MHz/cm ²						5 GHz/cm ²	30 GHz/cm ²	
	ultrafast timing ⁴⁾					σ _t ≲ 100 ps		σ _t ≲ 20 ps			
	radiation tolerance				3 x 10 ¹⁵ neq/cm ²					10 ¹⁸⁽¹⁶⁾ neq/cm ² VD/Cal.(Trk)	