

Science and Technology Facilities Council

DynamiX

A charge cancelling ASIC for high dynamic range measurements of hard X-rays

Matt.Wilson@stfc.ac.uk

6th of September 2023 Position Sensitive Detectors 13

Agenda

1. Motivation

• STFC and Diamond II

2. Design Decisions

- HF-CZT
- Pixel Design

3. Dynamix Design


- Pixel Design & High Speed Serialisers
- MPW ASIC
- DAQ System

4. Next Steps

- Full ASIC scale-up
- Collaboration
- 5. Summary



(4)



STFC



Boulby Underground Laboratory North Yorkshire



Daresbury Laboratory Sci-tech Daresbury Campus, Liverpool City Region



Rutherford Appleton Laboratory Harwell Didcot, Oxfordshire








Motivation

- Diamond II upgrade to diffraction limit storage ring
- Many beamlines going to >20keV
- x100 increase in flux
- Up to 10¹² ph/mm²/s reaching the detector

10¹

10²





103

Energy (eV)

104

Agenda

1. Motivation

- STFC and Diamond II
- 2. Design Decisions
 - HF-CZT
 - Pixel Design

3. Dynamix Design


- Pixel Design & High Speed Serialisers
- MPW ASIC
- DAQ System
- MPW Test

4. Next Steps


- Full ASIC scale-up
- Collaboration
- 5. Summary



(4)



Detector Material







11TH INTERNATIONAL CONFERENCE ON POSITION SENSITIVE DETECTORS 3–8 September 2017 The Open University, Walton Hall, Milton Keynes, U.K.

Characterisation of Redlen high-flux CdZnTe

B. Thomas, a,b,1 M.C. Veale, M.D. Wilson, P. Seller, A. Schneider and K. Iniewski^c



| 1 | 1 | | | | |
|---|----|-----|-----|----|-----|
| R | Ε | D | L | Ε | Ν |
| | ΤE | CHN | 101 | ΟG | IES |

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 54, NO. 4, AUGUST 200

 $\begin{array}{l} \label{eq:characterization of Traveling Heater Method (THM) \\ Grown Cd_{0.9}Zn_{0.1} Te Crystals \\ \\ {}^{\text{Henry Chen, Member, IEEE, Salah A. Awadalla, Jason Mackenzie, Robert Redden, Glenn Bindley, } \\ {}^{\text{A.E. Bolonikov, Member, IEEE, Gas, R. Samarda, G. Carini, Member, IEEE, and R. B. James, Fellow, IEEE \\ \end{array}$





 Table 1. A summary of the measured charge transport properties of three "high-flux" Redlen CdZnTe detectors [14, 16].

| detectors [14, | 1. | | | | | |
|----------------|--|----------------------|------------------------------|--|----------------------|------------------------------|
| | $\mu_e \tau_e$ | μ_e | τ_e | $\mu_h \tau_h$ | μ_h | τ_h |
| | $(\times 10^{-4} \mathrm{cm}^2 \mathrm{V}^{-1})$ | $(cm^2V^{-1}s^{-1})$ | $(\times 10^{-6} \text{ s})$ | $(\times 10^{-4} \mathrm{cm}^2 \mathrm{V}^{-1})$ | $(cm^2V^{-1}s^{-1})$ | $(\times 10^{-6} \text{ s})$ |
| High Flux | 11 ± 6 | 940 ± 190 | 1.2 ± 0.8 | 2.9 ± 1.4 | 114 ± 22 | 25 ± 1.4 |
| CdZnTe | 11 ± 0 | 940 ± 190 | 1.2 ± 0.0 | 2.9 ± 1.4 | 114 ± 22 | 2.5 ± 1.4 |
| Standard | 100 | 1100 | 11 | 0.2 | 88 | 0.2 |
| CdZnTe | 100 | 1100 | 11 | 0.2 | 00 | 0.2 |



- 2mm thick HF-CZT
 - 9x12mm to 28x28mm
- Redlen improved hole lifetimes to be delay polarization with flux
- 110µm pitch detectors in assembly with MPW ASIC
- Have more CZT in hand and interested in collaborating to test further

High Flux >10¹¹ ph/mm²/s



Adaptive Gain Like AGIPD, CoRDIA, Jungfrau, ePix...



inst PUBLISHED BY IOP PUBLISHING FOR SISSA MEDIALAB CEIVED: December 13, 201 ACCEPTED: March 28, 2014 PUBLISHED: May 9, 2014 15th INTERNATIONAL WORKSHOP ON RADIATION IMAGING DETECTORS 23-27 JUNE 2013, PARIS, FRANCE

Prototype characterization of the JUNGFRAU pixel

detector for SwissFEL

A. Mozzanica,^{a,1} A. Bergamaschi,^a S. Cartier,^{a,b} R. Dinapoli,^a D. Greiffenberg,^a I. Johnson,^a J. Jungmann,^a D. Maliakal,^a D. Mezza,^a C. Ruder,^a L. Schaedler,^a B. Schmitt,^a X. Shi^a and G. Tinti^a


inst

PUBLISHED BY IOP PUBLISHING FOR SISSA MEDIALAE RECEIVED: April 8, 2020 ACCEPTED: May 18, 2020

PUBLISHED: June 23, 2020

High dynamic range CdTe mixed-mode pixel array detector (MM-PAD) for kilohertz imaging of hard x-rays

H.T. Philipp^{a,1} M.W. Tate^a K.S. Shanks^a P. Purohit^a and S.M. Gruner^{a,b} ^aLaboratory of Atomic and Solid State Physics Cornell University. Ithaca. NY 14853. U.S.A.



Charge cancellation and counting Like MMPad...

Agenda

1. Motivation


STFC and Diamond II

2. Design Decisions


- HF-CZT •
- **Pixel Design**
- 3. Dynamix Design
 - Pixel Design & High Speed Serialisers
 - **MPW ASIC**
 - **DAQ System**
 - **MPW** Test
- 4. Next Steps
 - Full ASIC scale-up
 - Collaboration •
- 5. Summary



Facilities Council



DynamiX Design Choices



| Parameter | Spec | MPW Design |
|------------------|-------------------------------|---|
| Pixel Size | 110µm | Charge cancellation = compact design to fit in the pixel. |
| Count/Frame | 0.25 to 6400 @25keV | Go as fast as possible to get the flux – 1 turn of Diamond |
| Frame Rate | 533 kHz | (or other synchrotrons) |
| Dynamic Range | >10 ¹¹ ph/mm²/s | Test the HF-CZT and see raw data – how will it work? |
| Energy | 25keV Typical | Electron collection for HF-CZT Adjust cancellation and threshold sizes for energy |
| Noise Level | Single photon | Sets fine-stage charge cancellation See charge sharing <0.25 ph |


 $MPW = Multi project wafer \rightarrow test ASIC$




DynamiX Pixel

1 integration ~ 1.8μ s = 1 turn of Diamond (but programmable for any synchrotron)

Pipelined between coarse and fine stage








Data Output

- CML serialiser with Aurora 64b66b
- Now in 65nm CMOS
 - v1 Test structure 10Gbps
 - Pushed to 14Gbps
- Work through the frame rate and 16bit per pixel
 - 8 columns by 192 rows per serialiser = 13.2Gbps
 - 192 x 192 pixels = 24 serialiser > 300Gbps/ASIC
 - For full frame readout at 533kHz possible



An Ultra-Fast 10Gb/s 64b66b Data Serialiser Backend in 65nm CMOS Technology


Thomas Gardiner¹ Science and Technology Facilities Council Rutherford Appleton Laboratory, Harwell Oxford, Didcot OXII 0QX, UK E-mail: Thomas.Gardiner@stfc.ac.uk

Proc. TWEPP 2018




Control

- SPI to set-up and control
- Driven by Synchrotron RF clock (499.68MHz)
- Integration and Reset registers = number of bunches
 - Default 936 for Diamond but programmable
- Match integration to X-ray delivery
- Ideally, need a bunch gap for charge transfer and reset





MPW Design



2-stage cancellation per pixel

MPW Design


0


1818


31815

I TO TO

8 8 8









DAQ

Testing on the bench now SPI for control and sample short burst of 533kHz data

Serialiser readout of continuous mode to follow

Data Path Data output from the front end ICs is transported optically to a Data from the ASIC/Second 4-1858ps Barcolo over optical rack room or desktop system where the links are combined into e.g. Health CMHD has 30 lares at 1608pc laby-0 Test strastare 3 lares at 11608pc images, processed and saved. This could be +100 metres away from an experiment where power and space are more readily available. PC Architecture The overall data path concept is scalable in building blocks of 100G links. A dual CPU system works well to handle a system with 2x 100G links which satisfies the needs of the Henited MHz system We have a few test beds built as desktop machines a represented here. For the next larger scale system we will use a 40 chassis and motherboard designed for GPU processing. This has capacity for many PCIe devices to scale up the channel count for bigger pixe counts or faster sensors.

Standardised System: Please see

Matthew Hart's poster tomorrow afternoon

DPDK

Ben Cline's HEXITEC-MHz talk tomorrow

LOKI – standardised control board for ASIC and CMOS sensors

Aurora encoded CML data to optical via Samtec FireFly.

100G ethernet UDP for onward processing and DPDK data storage

ODIN Data and Control Software framework





Agenda

1. Motivation

- STFC and Diamond II
- **2.** Design Decisions
 - HF-CZT
 - Pixel Design

3. Dynamix Design

- Pixel Design & High Speed Serialisers
- MPW ASIC
- DAQ System
- MPW Test
- 4. Next Steps
 - Full ASIC scale-up
 - Collaboration
- 5. Summary




| 6 | 0 | |
|---|---|--|
| | | |
| | | |
| | | |
| | | |

Collaboration



zlti

Continuous Conversion with Two Buckets



Science and Technology Facilities Council

- What we developed is a lot like XIDER
- University of Heidelberg and ESRF developed 5 test devices
- Focus on the pixel optimisation

UNIVERSITÄT HEIDELBERG ZUKUNFT

Complimentary IP to STFC

23

Collaboration


- ✓S4 to do reset in dark
- ✓In pixel logic to merge the pipeline digitisation

✓RAM

- ✓ Can store bursts of frames
- ✓ Can sum frames together
- ✓ Histogram
- ✓Veto




Continuous Conversion Frontend with Two Stages



MPW Collaboration


- MPW ASIC is actually
 - DynamiX 16x16 pixel
 - XIDer 16x16 + STFC serialiser
- Pitch is continuous
 - One piece of CZT over the MPW ASIC
 - With support for overhang of the CZT





Full reticle scale-up

- "STFC Detector Hub" funding scale up to full reticle over next 18 months
- Add adjustable gains/cancellations to match ESRF (75keV) and Diamond (25keV)
- Performance optimisation and scale up
- Aim for adjustable number of serialisers
 - 8 for high rate $\rightarrow \sim 133$ kHz = 4 turns of Diamond
- Use RAM to sum frames or capture bursts with aim of 16 bunch mode of ESRF → 5.7MHz
- Interested in other collaborators, requirements... this version and future ones





Summary

- DynamiX is a charge cancellation ASIC focussed on the highest flux (10¹² ph/mm²/s @ 25keV) for Diamond II
- Use of HF-CdZnTe from Redlen for hard X-ray energies
- MPW test device manufactured with 16x16 DynamiX and 16x16 XIDER pixels and currently under test
- Plan to test HF-CZT out to 10¹² ph/mm²/s at 533kHz frame rate on Diamond
- Full scale ASIC design underway
 - Frame rate limited to ~133kHz to make DAQ and ASIC I/O more manageable
 - Merger of XIDER and DynamiX design with adjustable gains for different energies
- Full Scale ASIC back in 2025





Acknowledgements

This is work is from a broad team in STFC and Diamond

- ASIC Design Group
 - Mark Prydderch, Thomas Gardiner, Stephen Bell, Lawrence Jones and Alex Steven
- Detector Software Systems
 - Tim Nicholls, Joseph Nobes, Adam Davis, Dominic Banks
- Detector Development
 - Matthew Hart, Ivan Church, Matthew Veale, Matt Larkin, Rhian Wheater
- Electronics Systems Design
 - Rob Halsall, Matt Roberts, Sooraj Pradeep
- Diamond Detector Group
 - Shane Scully, Eva Gimenez-Navarro, John Matheson

ESRF and Heidelberg XIDER team

- Pablo Fajardo, Paolo Busca, Peter Fischer, David Schimansky and Michael Ritzer
- Acknowledge funding from the STFC Centre for Instrumentation and STFC Detector Hub











Science and Technology **Facilities Council**

Thank you for listening Any Questions?

Matt.Wilson@stfc.ac.uk




Science and Technology Facilities Council



Science and Technology Facilities Council

Data Acquisition Framework



Data output path schematic



- Direct to optical at the detector head
- Optimise for N x 12 lane FireFly and number of AlphaData receivers
- Alveo board for processing on the fly



Table 2-18 : Bunch charge and current for different fill patterns. The values for a uniform fill are included for comparison.

Diamond II Fill Pattern


 Fill pattern
 Bunch charge [nC]
 Bunch current [mA]

 Uniform fill (934 bunches)
 0.60
 0.32

 Standard mode (900 bunches)
 0.62
 0.33


 Hybrid mode (685 bunches)
 3.0 (camshaft), 0.82 (train)
 1.6 (camshaft), 0.44 (train)








Want resets in the dark



CHANGE OF DIAMOND II FILL PATTERN



Diamond II Fill Pattern

Detector Facilities – Bonding





Science and Technology Facilities Council