



Interlock active Interlock inactive undefined (0.1<V<3.2) stale

Slot 4

no active alarms

MonFPGA heartbeat: 5945

their contributions to the demonstrator DCS system and

development of the PLC interlock infrastructure.