UNIVERSITY OF FIAT LUX LIVERPOOL **Benjamin Wade**, 🖂 Jan Hammerich,

Evaluation and simulation of High Voltage-CMOS chips for high radiation environments **⊠bwade@hep.ph.liv.ac.uk**

Samuel Powell, Eva Vilella, Chenfan Zhang As collider experiments probe to higher energies the radiation tolerance, granularity and timing of silicon trackers is going to have to improve far beyond the high demands already placed on the technology. High Voltage-CMOS is shaping up to be an excellent candidate for the next generation of trackers. The high substrate biasing voltages makes the technology radiation tolerant, where as the Integrated Circuitry (IC) means the sensors can achieve a smaller pixel granularity with reduced material budget, all while being an industrial manufacturing process. Combining the benefits of both Hybrids and conventional CMOS technology. Although it is building steam in the community, further development is needed to reach targets put forth by experiments such as the High Luminosity-LHC (HL-LHC). **Current-Voltage (IV)**



MPW0 is a chip designed to prove backside biasing as a radiation tolerant scheme. The chip achieves a high breakdown voltage, but has a 4 mA leakage current at breakdown. Also, a parasitic



transistor channel forms between pixels edge Transient Current Technique (eTCT) due to charge on the Shallow Trench Φ_{eq} [1 MeV n_o cm²] Isolation (STI). However, the chip can reach a 50 µm depletion after neutron fluences of 1 x10¹⁶ 1 MeV n_{eq} cm⁻² [2]. 150 100 100 600 **Pixel Breakdown** Nominal Reverse Bias Voltage V_{bias} [V] VTS Rings Cleanup Ring (CR) Pixel Edge Damage Ring Structure and edge - Cross-section of ring structure and single pixel generated - Dicing damage at edges of chip [3] and STI/Si Charge applied - Bias transiently ramped Ionisation integral used for breakdown - P-layers added around the pixel in varying amounts "Breakdown" Two p-layers were trialled.One as a blanket "p-spray", and one between the Integral pixel and the ring structure. In simulation, "p-spray" reduced breakdown by 100s of volts. Where as, <u>0</u> Blanket P-Layer having a focussed layer around just the -500 Bias Voltage (V) pixel kept the breakdown high. By applying a low dose, shallow, p-layer to just the pixel matrix, as a **p-shield** will remove the inter-pixel current while maintaining a breakdown greater than 1000 V Backside bias (in simulation). metal and contact



MPW1 is the next iteration of the design. The **p-shield** designed with LFoundry seeks to correct the issues seen in the previous chip. The **p-shield** will be placed around and in-between the pixels and matrix to close any potential channels while maintaining the high breakdown



UKRI-MPW1

- 3.8 x 2.7 mm²
- 280 µm thickness Backside biased
- P-type substrate
- **3.0 kΩ cm** nominal resistivity
- Voltage Terminating Scheme (VTS)
- 1 Active matrix
- P-shield



- 60 x 60 µm² pixel pitch
- 1 sets of passive eTCT test pixels

voltage and radiation tolerance. The **p-shield** is a combination of concentration and peak methods, discussed above. There will be 3 different concentrations trialled on

← Chip Edge

p-substrate 3.0 kΩ cm

The chip will be delivered **January 2024**



△-HV

References

[1] C. Zhang, et al., Design and evaluation of UKRI-MPW0: an HV-CMOS prototype for high radiation tolerance, Nucl. Instrum. Meth. A 1040 (2022) 167214.

[2] B. Wade, et al., Edge-tct evaluation of high voltage-cmos test structures with unprecedented breakdown voltage for high radiation tolerance, 2022, 23rd International Workshop on Radiation Imaging Detectors, (2022) JINST 17 C12017.

[3] E. Noschis, et al., Simulations of planar edgeless silicon detectors with a current terminating structure, Nucl. Instrum. Meth. A 574 (2007) 420.



UK Research and Innovation

Pixel Matrix →