

Younes Otarid

On behalf of the DESY CMS Phase 2 Tracker Team

Test-beam qualification of a Pixel-Strip module for the CMS Tracker Phase-2 Upgrade

BEAM TELESCOPES AND TEST BEAMS WORKSHOP 17.04.2023







Introduction

High Luminosity LHC





Accelerator performance :

- Peak instantaneous luminosity $5 7.5 \times 10^{34} cm^{-2} s^{-1}$
- 300 fb^{-1} / year and up to 3000 fb^{-1} over 10 years

CMS environment :

- Unprecedented radiation levels up to $1.1 \times 10^{15} n_{eq} \times cm^{-2}$
- 10 times higher pile-up
- Higher data rates

New Tracker

- Radiation tolerant higher granularity less material
- Tracks in hardware trigger (L1)
- Coverage up to $\eta = 4$



$p_T \, \textbf{module \, concept}$





Modules with on-board $p_{\rm T}$ discrimination

- Strong magnetic field exploited for local p_T measurement
- Correlation of signals from two closely spaced sensors
- Local rejection of low- $p_{\rm T}\,$ tracks to reduce data volume

Modules provide both Level-1 and readout data

- Level-1 Trigger primitives ("stubs") sent @40MHz
- Full data readout rate up to 750KHz
- "stubs" are used to form Level-1 Track Finding



CMS Outer Tracker upgrade



Layout with 6 barrel layers and 5 end cap double disks



Pixel-Strip module design





Pixel-Strip module assembly









DESY. | 11th Beam Telescopes and Test Beams Workshop | 17.04.2023 | Younes Otarid

Back-end system

- Exploits *FC7* MTCA-compatible AMC for generic data acquisition and control applications
 - Kintex-7 FPGA

-

. . .

. . .

- 2 FMC Connectors
- Advanced clock distribution system
- External DDR3 memory
- Several custom interface are supported by the system in case of needed synchronous operation
 - Trigger Logic Unit (TLU)
 - DIO5 (5 LEMO I/O)







Test-Beam Qualification

Experimental setup





- 4 GeV/c electron beam
- DATURA Beam Telescope
- CMS BPIX reference plane

- Trigger scintillators
- AIDA TLU
- EUDAQ2



Data acquisition scheme







Reconstruction and analysis





The Maelstrom for Your Test Beam Data

- Iterative pre-alignment using *Prealigment* module and *maximum* method
- Iterative alignment using *AlignmentDUTResidual* module and *GBL* model
- New EUDAQ Tag-based event filtering feature implemented (merged)
- New *BigPixelDetector* module implemented to support BPIX reference module pixel geometry (not merged)
- Cluster efficiency studies using *AnalysisEfficiency* module
- Cluster size and resolution studies using *AnalysisDUT* module
- AnalysisStubEfficiency module implemented for stub analysis (not merged)







Stubs

98.68











Conclusion

Summary - Outlook

Summary

- Introduction of new Tracker module design for the needs of High Luminosity LHC upgrade
- Momentum discriminating design based on cluster correlation between two closely stacked Silicon sensors
- Pixel-Strip module test-beam qualification results yield excellent efficiency and p_T discrimination performance
- The measurements leading to these results have been performed at the Test Beam Facility at DESY Hamburg (Germany), a member of the Helmholtz Association (HGF)".

Outlook

- New modules to be assembled with latest hybrid circuit designs
- Performance studies to be reiterated and complemented using irradiated modules





THANK YOU.

Contact

DESY. Deutsches Elektronen-Synchrotron Younes Otarid CMS younes.otarid@cern.ch younes.otarid@desy.de

www.desy.de

Pixel-Strip silicon module assembly





Front-end architecture



DESY. | 11th Beam Telescopes and Test Beams Workshop | 17.04.2023 | Younes Otarid

CMS,

DESY.

μ **DTC firmware**



Clock Domains :

40 MHz 31.25 MHz 120 - 640 MHz

Firmware development specifically dedicated to the prototyping and production phases of the CMS Tracker Phase II Upgrade

IPbus registers :

• Configuration, control or status monitoring

Clock Generator :

 40MHz to 640MHz clock generation and distribution

Fast Command Generator :

Interface for synchronisation, calibration and trigger fast signals

Command Processor :

• Slow control, configuration and calibration

Physical Interface Abstraction Layer :

• Abstract interface for optical or electrical readout

Data Readout :

 Processing and aggregation of data from all connected front-end modules/components

TDC phase selection









Determination of cluster size as a function of rotation angle

- PS-p and PS-s differences due to the different signal thresholds used for the MPA and SSA chips
- Increasing cluster size due to charge sharing
- Distributions also used to extract physical misalignment of the module on the rotation stage





Determination of pixel and strip resolutions as a function of rotation angle

- Lack of statistics exacerbated by further event filtering and strong fluctuations still to be understood
- Resolution measured as $\sigma_{\rm int} = \sqrt{\sigma_{\rm meas}^2 \sigma_{\rm tel}^2}$

Expected

PS-p

PS-s

- + $\sigma_{\rm meas}$ taken as RMS of residual distribution
- $\sigma_{tel} = 9.15 \ \mu m$ extracted from resolution simulator
- Improved resolution with increasing angle due to charge sharing
- Maximum resolution close to expected $p/\sqrt{12}$ at around 15°