Online Track-finding and Event Selection in Hardware at 40 MHz

David Monk

Vone Northwestern University

Outline

- Introduction
- MUonE DAQ System
 - FE Hardware
 - BE Hardware
 - Online monitoring
- Event Selection
 - Example signal elastic scatter of muon and atomic electron
 - Occupancy
 - Track Finding
 - Extensions to the algorithm
- Conclusions

Introduction

- The MUonE experiment in collaboration with CMS has conducted several beam tests in the last two years to develop and test its DAQ system
- Current system has been shown to perform continuous readout at 40 MHz with little truncation
 - Over 100TB of data recorded
 - Over 500 billion tracker hits
- In the future, system is going to scale significantly, requiring the need for a more advanced approach to readout
- CERN M2 beamline
 - Up to 2x10⁸ muons per spill, 50 MHz asynchronous rate
 - 160 GeV muons or 40 GeV electrons (lower intensity)





MUonE DAQ System

MUonE DAQ System I - FE Hardware

- 2S modules have been developed for the <u>CMS Phase-II Tracker upgrade</u>, composed of 2 layers of silicon strip sensors, whereby hits in the two layers are correlated to form a "stub"
- 10cm x 10cm active area, composed of 2 columns of 1016, 90 µm pitch, strips per layer
- Makes use of CERN-developed lpGBT+VTRx for optical readout at 5 Gbps
- Operates at "LHC" clock rate of 40 MHz
 - Asynchronous to M2 beam
 - Intended for L1 trigger



MUonE DAQ System II -Experimental Setup

- Modules placed within "station"
 - Manages power, cooling, alignment and optics
- Station placed on rails to allow for ease of movement in and out of beamline
- 50+ m fibre connection to BE Electronics, housed in separate rack, along with readout PCs
- Modules arranged in pairs: x,y | u,v | x,y
- 2 cm carbon target placed in front of modules



Housing for u,v modules





MUonE DAQ System II - BE Hardware

- Ingestion of data and configuration of modules is handled by the <u>Serenity</u> card
 - Prototype ATCA-class processing card developed for CMS Phase-II upgrade
 - Generic, composed of up to 2 AMD-Xilinx Ultrascale+ FPGAs and 144 optical transceivers for I/O
 - Also includes a System on Module (SoM) for management (Intel i5-based CoM-Express)
- Data transferred onward via 10 Gbps ethernet links to commercial PCs
 - PCs consolidate and chunk the data, before transfer to EOS for long-term storage and analysis
 - Direct link to EOS from experimental hall at 2 x 100 Gbps
 - No local huffering data streamed live





Serenity

Server PCs

7

SoM

MUonE DAQ System III - BE Processing Firmware

- Makes use of EMP framework developed for CMS Phase-II upgrade
 - Abstracts infrastructure (links, clocks) away from algorithm
- Link interface firmware is common to CMS Phase-II tracker upgrade, rest of firmware custom to MUonE
- Stubs are collected by their clock ID across all modules, each collection sent sequentially to ethernet link



MUonE DAQ System IV - Online Monitoring

- Possibility to make use of both FPGA and SoM on BE processing card for monitoring of DAQ in real-time
- Two histogramming firmware blocks integrated into design
 - Stub Address: Provides real-time beam profile, generated from every stub sent from FE modules
 - **Packet size**: number of stubs histogrammed for every packet received. Useful for estimating truncation in FE modules
- Histograms are readout to the SoM via IPBus, then exposed as a web page to be scraped by Prometheus instance and plotted in Grafana
- Temperature, humidity sensors also connected as well as CAEN power supply





Event Selection

Example signal - elastic scatter of muon and atomic electron

- Physics motivation for MUonE is to measure angular distribution of elastic muon scatters against atomic electrons in a fixed target
- Signal is two tracks originating from a common vertex within the target
- Tracks can be generated by combining multiple tracker hits; no magnetic field means tracks are straight lines
- PID of electron vs muon to be achieved with downstream ECAL
- Primary backgrounds are non-interacting muons one or more tracks without a common vertex close to station



Occupancy cuts

- Most simple method for selecting candidate events is a cut on module occupancy
- For an two-track event, each module must record at least two stubs in the same clock cycle
- Allow more than two stubs per module to account for noise and other event topologies that may be of interest
- Cut in firmware trivial, per module occupancy available from buffer FIFOs in current DAQ system
- For data recorded in November 2022, occupancy cuts reduced the rate from 40 MHz to **5 MHz**

Track-finding I - Candidate Events

- Tracking in hardware a complex task, requires both resources and time
- Combinations of hits that could form a track increases exponentially, necessary to form candidate sets of stubs within event
- x and y axes can be considered independently for initial selection
 - Tracks can be formed from 3 hits: 1 hit at start of station, 1 hit at end, 1 "virtual" hit generated from combination of u,v planes
 - Candidate sets of hits created by propagating straight line made from outer hits to the u,v plane, then iteratively searched for compatible hits
 - Acceptance window can be programmatically tuned to maximise efficiency at a given occupancy
- Further 10% reduction in rate (4.5 MHz)



Track-finding II - Fitting

- Candidate sets of events sent to fitting stage
- Least Squares fit implemented using HLS
 - Tool capable of translating C++ code into VHDL, highly effective for rapid prototyping and complex operations (e.g. matrix inversion)
- Provides track parameters and associated errors
- Fitting performed independently in each axes, then 2D tracks are combined to form a 3D track
 - 2D tracks which share u,v hits are merged
- High latency at ~2us per candidate set, necessary to buffer event data for this time, intention is to have multiple fitters in the FPGA to parallelise stage.



Extensions to the Algorithm

- Once tracking information is available online, further steps can be developed
- Vertexing: search for two tracks with intersection
 - Should offer ~6x reduction in data rate (800 kHz)
- **PID**: opportunity to use ML, in particular online
 - <u>hls4ml</u> project provides framework to translate trained networks into VHDL for use on an FPGA for inference





Looking Ahead

Plans for future beam tests

- Multi-week test beam expected in September this year
 - Possibility to have 10+ modules in beam
- Mainline DAQ system will only use occupancy cuts to manage readout bandwidth, should be sufficient with appropriate scaling of output links
- Track-finding will also be implemented on the FPGA, using data duplicated from the mainline DAQ, for comparison with offline reconstruction

Conclusion

- MUonE and CMS have sustained the 40 MHz readout of Phase-II Tracker modules in several joint test beams
 - Many TB of stub data live-streamed to EOS
- With higher beam intensity and larger scale detectors, readout bandwidth rapidly becomes constrained
- This challenge can be addressed through the use of modern FPGA technology, which provides the platform for real-time even selection based on complex topologies without external triggers
- The DAQ framework presented makes widespread use of common technologies, allowing for flexibility and use beyond the MUonE experiment

Backup

Applications to other Beamlines - UA9

- Many challenges and solutions presented are designed to be generic and can applied to other projects
 - Use of common hardware, firmware and software ensure that effort is shared amongst large collaboration across multiple experiments and larger commercial ventures (Docker, Kubernetes, Prometheus, Grafana)
- UA9 DAQ now extremely outdated, opportunity to update with modern hardware and software
- Once data is in the FPGA, many blocks can be reused