

# Silicon sensor technologies for vertex and tracking detectors at future $e^+e^-$ colliders

BTTB 11 – DESY (Hamburg)

April 17, 2023


Dominik Dannheim (CERN)

# Outline

- Future  $e^+e^-$  Higgs Factories
- Vertex and tracker requirements
- Detector concepts
- Technology R&D examples
- Conclusions

## Disclaimer:

Not a **complete** overview;  
can show only few **examples** of  
the many ongoing developments!




# $e^+e^-$ Higgs Factory proposals

- European Strategy Update for Particle Physics in 2020:
  - Higgs Factory highest-priority post-LHC project
  - No decision yet about which and where
- Several  $e^+e^-$  collider Higgs-Factory proposals:
  - $\sqrt{s} \sim 350 \text{ GeV} - 3 \text{ TeV}$
  - Circular / linear collider designs
  - Possible sites in Europe and Asia
  - Time scale  $\sim 2035-2040$

## ILC in Japan

$\sqrt{s}_{\text{max}} = 250-1000 \text{ GeV}$




## FCC-ee @ CERN

$\sqrt{s}_{\text{max}} = 240-365 \text{ GeV}$




## CEPC in China

$\sqrt{s}_{\text{max}} = 240-360 \text{ GeV}$




## CLIC @ CERN

$\sqrt{s}_{\text{max}} = 380-3000 \text{ GeV}$



# Higgs Factory vertex/tracker physics requirements


- Physics goals for post-LHC future **Lepton Colliders**:
  - Precision **Higgs** / **EW** / **top** measurements
  - Direct/indirect **BSM** searches




# Higgs Factory vertex/tracker physics requirements

- Physics goals for post-LHC future **Lepton Colliders**:
  - Precision **Higgs / EW / top** measurements
  - Direct/indirect **BSM searches**
- Requires excellent vertex/tracking detector performance
  - Flavour tagging (c, b), life-time measurements
  - Vertex resolution:  $\sigma(d0) \sim 5 \oplus 15 / (p[\text{GeV}] \sin^{3/2} \theta) \mu\text{m}$

Higgs production processes




Higgs branching ratios




# Higgs Factory vertex/tracker physics requirements

- Physics goals for post-LHC future **Lepton Colliders**:
  - Precision **Higgs / EW / top** measurements
  - Direct/indirect **BSM searches**
- Requires excellent vertex/tracking detector performance
  - Flavour tagging (c, b), life-time measurements
    - Vertex resolution:  $\sigma(d0) \sim 5 \oplus 15 / (p[\text{GeV}] \sin^{3/2} \theta) \mu\text{m}$
  - Precise measurement of leptonic final states (e.g. recoil-mass measurement in ZH)
    - Track-momentum:  $\sigma(p_T) / p_T^2 \lesssim 2 \times 10^{-5} \text{ GeV}^{-1}$


Higgs production processes



Higgs branching ratios




Higgs recoil mass reconstruction




# Higgs Factory vertex/tracker physics requirements

- Physics goals for post-LHC future **Lepton Colliders**:
  - Precision **Higgs / EW / top** measurements
  - Direct/indirect **BSM searches**
- Requires excellent vertex/tracking detector performance
  - Flavour tagging (c, b), life-time measurements
    - Vertex resolution:  $\sigma(d0) \sim 5 \oplus 15 / (p[\text{GeV}] \sin^{3/2} \theta) \mu\text{m}$
  - Precise measurement of leptonic final states (e.g. recoil-mass measurement in ZH)
    - Track-momentum:  $\sigma(p_T) / p_T^2 \lesssim 2 \times 10^{-5} \text{ GeV}^{-1}$
- Heavy-flavor physics → **PID** (K/pi separation) by **dE/dx, dN/dx** and/or **10's of picosecond timing layers**
- Background rejection → **low-angle coverage, timing**
- Exotics (e.g. highly ionizing or feebly coupled particles)
  - **dE/dx, many layers, large radius, precision timing**


Higgs production processes




Decay of Heavy Neutral Lepton (1m from IP)



Higgs branching ratios



Higgs recoil mass reconstruction




# Higgs Factory vertex/tracker physics requirements

- Physics goals for post-LHC future **Lepton Colliders**:
  - Precision **Higgs / EW / top** measurements
  - Direct/indirect **BSM searches**
- Requires excellent vertex/tracking detector performance
  - Flavour tagging (c, b), life-time measurements
  - Vertex resolution:  $\sigma(d_0) \sim 5 \oplus 15 / (p[\text{GeV}] \sin^{3/2} \theta) \mu\text{m}$
  - Precise measurement of leptonic final states


- Similar physics requirements for trackers in all collider concepts
- More focus on **asymptotic position resolution** for **high-energy Linear-Collider** stages
- More focus on **material budget** and **particle ID** ( $dE/dx$ ,  $dN/dx$ , ToF) for **high-luminosity low-energy Circular-Collider** stages

Higgs production processes




→  $dE/dx$ , many layers, large radius, precision timing


Decay of Heavy Neutral Lepton (1m from IP)



Higgs branching ratios



Higgs recoil mass reconstruction






# Experimental constraints on vertex/tracker

Main experimental constraints in **linear lepton colliders**:


- **Significant rates of beam-induced backgrounds** (incoherent  $e^+e^-$  pairs,  $\gamma\gamma \rightarrow$  hadrons):
  - Constrains layout, granularity, impacts physics
- Backgrounds concentrated in very short bunch trains
  - **High instantaneous hit rates** (up to **6 GHz/cm<sup>2</sup>** @ 3 TeV CLIC)
  - **Time-stamping: few ns** @ 3 TeV CLIC, **~1-10  $\mu$ s** @ ILC
    - Fast detector signals / frontend
- **Low duty cycle: ~20-200 ms** gaps between bunch trains
  - **trigger-less readout, pulsed powering**



# Experimental constraints on vertex/tracker


Main experimental constraints in **linear lepton colliders**:

- **Significant rates of beam-induced backgrounds** (incoherent  $e^+e^-$  pairs,  $\gamma\gamma \rightarrow$  hadrons):
  - Constrains layout, granularity, impacts physics
- Backgrounds concentrated in very short bunch trains
  - **High instantaneous hit rates** (up to **6 GHz/cm<sup>2</sup>** @ 3 TeV CLIC)
  - **Time-stamping: few ns** @ 3 TeV CLIC, **~1-10  $\mu$ s** @ ILC
    - Fast detector signals / frontend
- **Low duty cycle: ~20-200 ms** gaps between bunch trains
  - **trigger-less readout, pulsed powering**



Main experimental constraints in **circular lepton colliders**:


- 30 mrad crossing angle of beams, focusing quadrupoles inside det. volume
  - B-field limited to **~2 Tesla**
- High rate of physics events (up to **100 kHz**, bunch spacing down to 30 ns)
  - **Integration time  $< \sim 1 \mu$ s** required for occupancy and pile-up (**30 ns @ Z-pole**)
  - Fast detector frontend and DAQ
- Main backgr.: synchrotron radiation (reduced by **shielding**), incoh. pairs
- Continuous collisions (100% duty cycle)
  - **Beam-induced backgrounds more spaced out, less severe impact on detectors,**
  - **Pulsed powering not possible**



# Experimental constraints on vertex/tracker


Main experimental constraints in **linear lepton colliders**:

- **Significant rates of beam-induced backgrounds** (incoherent  $e^+e^-$  pairs,  $\gamma\gamma \rightarrow$  hadrons):
  - Constrains layout, granularity, impacts physics
- Backgrounds concentrated in very short bunch trains
  - **High instantaneous hit rates** (up to **6 GHz/cm<sup>2</sup>** @ 3 TeV CLIC)
  - **Time-stamping: few ns** @ 3 TeV CLIC, **~1-10  $\mu$ s** @ ILC
    - Fast detector signals / frontend
- **Low duty cycle: ~20-200 ms** gaps between bunch trains
  - **trigger-less readout, pulsed powering**



Main experimental constraints in **circular lepton colliders**:

- 30 mrad crossing angle of beams, focusing quadrupoles inside det. volume
  - B-field limited to **~2 Tesla**
- High rate of physics events (up to **100 kHz**, bunch spacing down to 30 ns)
  - **Integration time  $< \sim 1 \mu$ s** required for occupancy and pile-up (**30 ns @ Z-pole**)
  - Fast detector frontend and DAQ
- Main backgr.: synchrotron radiation (reduced by **shielding**), incoh. pairs
- Continuous collisions (100% duty cycle)
  - **Beam-induced backgrounds more spaced out, less severe impact on detectors,**
  - **Pulsed powering not possible**



• **Moderate radiation exposure** ( $\geq 10^4$  below LHC run 1!) for all lepton-collider proposals:

- NIEL:  $< 10^{11} n_{eq}/\text{cm}^2/\text{y}$
- TID:  $< 1 \text{ kGy / year}$


# Vertex/tracking detector concepts

Collider	ILC		CLIC	FCC-ee			CEPC	
Detector Concept	SiD	ILD	CLICdet	CLD	FCC-ee IDEA	Noble LAr/LKr	CEPC baseline	CEPC IDEA
B-field [T]	5	4	4	2	2	2	3	2
Vertex inner radius [mm]	14	14	31	17 → 12	17 → 12	17 → 12	16	16
Tracker out. radius [m]	1.25	1.8	1.5	2.2	2.0	2.0	1.81	2.05
Vertex	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel
Tracker	Si-strips	TPC/ Si-strips	Si-pixel	Si-pixel	DC/ Si-strips	DC/Si-strips or Si-pixel	TPC/Si-strips or Si-strips	DC/ Si-strips


[arXiv:1306.6329](https://arxiv.org/abs/1306.6329)

[arXiv:1812.07337](https://arxiv.org/abs/1812.07337) [arXiv:1911.12230](https://arxiv.org/abs/1911.12230) [doi.org/10.1140/epjst/e2019-900045-4](https://doi.org/10.1140/epjst/e2019-900045-4)


[arXiv:1811.10545](https://arxiv.org/abs/1811.10545)




SiD




ILD



CLICdet




CLD




IDEA



Noble LAr/LKr



CEPC baseline



FST

# Vertex/tracking detector concepts

Collider	ILC		CLIC	FCC-ee			CEPC	
Detector Concept	SiD	ILD	CLICdet	CLD	FCC-ee IDEA	Noble LAr/LKr	CEPC baseline	CEPC IDEA
B-field [T]	5	4	4	2	2	2	3	2
Vertex inner radius [mm]	14	14	31	17 → 12	17 → 12	17 → 12	16	16
Tracker out. radius [m]	1.25	1.8	1.5	2.2	2.0	2.0	1.81	2.05
Vertex	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel
Tracker	Si-strips	TPC/ Si-strips	Si-pixel	Si-pixel	DC/ Si-strips	DC/Si-strips or Si-pixel	TPC/Si-strips or Si-strips	DC/ Si-strips

[arXiv:1306.6329](https://arxiv.org/abs/1306.6329)

[arXiv:1812.07337](https://arxiv.org/abs/1812.07337)

[arXiv:1911.12230](https://arxiv.org/abs/1911.12230)


[doi.org/10.1140/epjst/e2019-900045-4](https://doi.org/10.1140/epjst/e2019-900045-4)

[arXiv:1811.10545](https://arxiv.org/abs/1811.10545)


All concepts contain **silicon-pixel vertex detectors**:

- 5-6 barrel and up to 6 endcap layers (in doublets or singlets)
- high single point resolution per layer:  $\sigma_{SP} \sim 3 \mu\text{m} \rightarrow$  pixel sizes  $< \sim 25 \mu\text{m}^2$
- low material budget:  $\lesssim 0.2\% X_0$  / layer (equivalent to  $\sim 200 \mu\text{m}$  silicon)  $\rightarrow$  thin sensors, **low-power ASICs** for **air cooling** ( $\sim 50 \text{ mW/cm}^2$ )


SiD vertex-detector




ILD vertex-detector



CLIC vertex-detector



IDEA vertex-detector



# Vertex/tracking detector concepts

Collider	ILC		CLIC	FCC-ee		CEPC		
Detector Concept	SiD	ILD	CLICdet	CLD	FCC-ee IDEA	Noble LAr/LKr	CEPC baseline	CEPC IDEA
B-field [T]	5	4	4	2	2	2	3	2
Vertex inner radius [mm]	14	14	31	17 → 12	17 → 12	17 → 12	16	16
Tracker out. radius [m]	1.25	1.8	1.5	2.2	2.0	2.0	1.81	2.05
Vertex	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel	Si-pixel
Tracker	Si-strips	TPC/ Si-strips	Si-pixel	Si-pixel	DC/ Si-strips	DC/Si-strips or Si-pixel	TPC/Si-strips or Si-strips	DC/ Si-strips

[arXiv:1306.6329](https://arxiv.org/abs/1306.6329)

[arXiv:1812.07337](https://arxiv.org/abs/1812.07337)

[arXiv:1911.12230](https://arxiv.org/abs/1911.12230)


[doi.org/10.1140/epjst/e2019-900045-4](https://doi.org/10.1140/epjst/e2019-900045-4)

[arXiv:1811.10545](https://arxiv.org/abs/1811.10545)

## Silicon-based large-area trackers:

- many layers (barrel/endcap), large outer radius (scaling with B field)
- Large pixels or strip detectors
- $\sim 7 \mu\text{m}$  single-point resolution in bending plane  
→  $\sim 25\text{-}50 \mu\text{m}$  R $\phi$  pitch
- $\sim 1\text{-}2\%$  X<sub>0</sub> per layer  
→ low-mass supports + services, low power  $\sim 150 \text{ mW/cm}^2$


SiD all-silicon tracker




CLD all-silicon tracker









CLIC all-silicon tracker



CLIC inner det. mat. budg.



# Detector concept optimization / validation




- Detector concepts are **optimised** with fast parametric and full Geant-4 simulations;
- All detector concepts **fulfil physics requirements** in simulations;
  - So far: **SiD, ILD, CLICdet, CLD** validated in **Geant4 based full-detector simulations**
  - Other concepts validated in fast simulation, full simulation in progress
- All concepts contain **4π trackers** with barrel+endcap → similar to ATLAS, CMS, ALICE3, but different from Belle, ALICE ITS3, Mu3e with their barrel-only inner trackers






# Silicon pixel-detector R&D examples


## Hybrid detectors



## Monolithic Sensors




## Silicon on Insulator




**Tutorials at this workshop!**

## Tools

Caribou readout system



CLICdp + AIDA telescopes



MC Simulation framework:  
Allpix Squared



<https://gitlab.cern.ch/allpix-squared/allpix-squared>

NIM A 901 (2018) 164-172

Analysis & reconstruction  
framework: Corryvreckan



<https://gitlab.cern.ch/corryvreckan/corryvreckan>


2021 JINST 16 P03008

- Diverse R&D performed within various collaborative frameworks (ILD, SiD, CLICdp, IDEA, CERN EP R&D, AIDAInnova, DRD3/7, ...), with strong links to other developments (HL-LHC, Belle II, Mu3e, CBM@FAIR, ...)
- Mostly focusing on conceptual studies + technology demonstrators
- Flexible tools developed, to support the R&D and exploit synergies between the various R&D lines

# Hybrid pixel detectors

## Hybrid pixel detectors


- Target applications: CLIC vertex detector, track-timing layers
- Separate interconnected sensor and readout ASIC layers
- Factorise R&D on sensors and readout ASICs
- Develop new sensor concepts, e.g.:
  - Thin sensors (50  $\mu\text{m}$ ) with large fill factor (active edge)
  - Active / passive CMOS sensors
  - Sensors with enhanced lateral drift (ELAD) for optimal position resolution
  - Sensors with charge amplification (LGAD) for picosecond timing
- Profit from advanced industry technologies for highest ASIC performance (rate, timing)
- Profit from synergy with (HL)-LHC developments, medical imaging, gaseous detector r/o (GridPix)
- Refine and develop new interconnect technologies
- Challenges: material budget, interconnect: cost, minimum pitch



# Hybrid pixel detectors

## Hybrid pixel detectors






- Target applications: CLIC vertex detector, track-timing layers
- Separate interconnected sensor and readout ASIC layers
- Factorise R&D on sensors and readout ASICs
- Develop new sensor concepts, e.g.:
  - Thin sensors (50  $\mu\text{m}$ ) with large fill factor (active edge)
  - Active / passive CMOS sensors
  - Sensors with enhanced lateral drift (ELAD) for optimal position resolution
  - Sensors with charge amplification (LGAD) for picosecond timing
- Profit from advanced industry technologies for highest ASIC performance (rate, timing)
- Profit from synergy with (HL)-LHC developments, medical imaging, gaseous detector r/o (GridPix)
- Refine and develop new interconnect technologies
- Challenges: material budget, interconnect: cost, minimum pitch



Talk by Peter Svihra on CLICpix2 test-beam results on Thursday

## Test-beam studies for 65 nm CLICpix2 with thin active-edge sensors (25 $\mu\text{m}$ pitch)

CLICpix2 hybrid assembly



- Efficiency, spatial and timing resolution targets are achieved, but not yet simultaneously with material budget target
- need advanced sensors / smaller pitch (→ 28 nm ASICs, also considered for HL-LHC)

[arXiv:2210.02132](https://arxiv.org/abs/2210.02132)

# Fine-pitch hybridization

- Sensor/ASIC [interconnect](#) is one of the main challenges for hybrid pixel-detectors:
  - Cost / complexity, material budget, minimum pitch, [single-die processing](#) during R&D
- Different interconnect technologies are under study for future-collider detectors


# Fine-pitch hybridization

- Sensor/ASIC **interconnect** is one of the main challenges for hybrid pixel-detectors:
  - Cost / complexity, material budget, minimum pitch, **single-die processing** during R&D
- Different interconnect technologies are under study for future-collider detectors


## Single-die bump-bonding process developed by IZM:

- pitch **25  $\mu\text{m}$** , sensor thickness down to **50  $\mu\text{m}$**
- **Support-wafer** processing of CLICpix2 ASICs from MPW for UBM and SnAg bump deposition
- Excellent interconnect yield **>99.7%** observed in laboratory and test-beam measurements

<https://arxiv.org/abs/2210.02132>



## TB pixel effic. 50 $\mu\text{m}$ CLICpix2 ass.



# Fine-pitch hybridization


- Sensor/ASIC **interconnect** is one of the main challenges for hybrid pixel-detectors:
  - Cost / complexity, material budget, minimum pitch, **single-die processing** during R&D
- Different interconnect technologies are under study for future-collider detectors

Talk by Peter Svihra  
on Hybridisation on  
Thursday


## Single-die bump-bonding process developed by IZM:

- pitch **25  $\mu\text{m}$** , sensor thickness down to **50  $\mu\text{m}$**
- **Support-wafer** processing of CLICpix2 ASICs from MPW for UBM and SnAg bump deposition
- Excellent interconnect yield **>99.7%** observed in laboratory and test-beam measurements

<https://arxiv.org/abs/2210.02132>




## TB pixel effic. 50 $\mu\text{m}$ CLICpix2 ass.





## Hybridisation with **Anisotropic Conductive Films (ACF)**:

- Adhesive epoxy film with embedded **conductive micro-particles**, electrical connection through thermo-mechanical compression
- Ongoing development / optimization of two **single-die in-house** processes:
  - Chemical Electroless Nickel Immersion Gold (**ENIG**) deposition for Under Bump Metallization (UBM)
    - uniformity, thickness, edge effects
  - Semi-automatic **flip-chip bonding** with ACF layer
    - ACF material (**particle diameter** and **density**), epoxy **thickness**, bonding profile
- **Proof-of-principle** results for Timepix3 hybrid assemblies
  - high interconnect yield in regions with good UBM
  - ongoing optimization of UBM process for single dies
- ACF also under study for **module integration**
  - 'easier' use case (large-pitch interconnect)
- Also tests with paste (**ACP**) and non-conductive (**NCP**)

## ACF bonding w/ conductive micro-particles




## ACF on Timepix3



<https://arxiv.org/abs/2210.13046>


## TB pixel effic. Timepix3 ACF ass.




# Hybrid strip detectors

Hybrid strip detectors:



- Baseline for **ILC trackers** (also suitable for CLIC outer layers)
- Well-established technology (e.g. HL-LHC)
  - **low material** + **power** (sparse readout)
  - large and fast signals ( $dE/dx$ )
  - high spatial resolution (charge interpolation) in R/phi direction
  - Advanced sensor concepts (e.g. stitched **passive CMOS** strip sensors)
  - **Challenges: not for high occupancy regions; complex interconnect**



## Lycoris module



- **Lycoris** development DESY / SLAC:
  - 320  $\mu\text{m}$  thick SiD sensors, 25  $\mu\text{m}$  strip pitch, 50  $\mu\text{m}$  r/o pitch
  - **KPiX** r/o ASIC bump-bonded on-sensor  $\rightarrow$  high fill factor
  - 7  $\mu\text{m}$  single-point resolution achieved in test beam
  - Test-case: beam telescope for PCMAG@DESY



Stitched passive CMOS sensors

Freiburg, DESY, Bonn


<https://indico.cern.ch/event/995633/contributions/4259384/attachments/2209268/3738710/Passive%20CMOS%20Strip%20Sensors.pdf>

<https://indico.cern.ch/event/995633/contributions/4259345>


$\rightarrow$  talks by Geetika J. on ATLAS ITk strip upgrade, Younes O. on CMS pixel-strip modules, Naomi A.D. on pass. CMOS strips

# Silicon-on-Insulator (SOI) / 3D integration

- Silicon-On-Insulator (SOI): r/o electronics on thin low-resistivity electronics wafer, separated from high-resistivity sensor wafer by buried insulation oxide layer
- Thin + fast (fully depleted) "monolithic" sensors
- **Challenge: specialized + complex production process (wafer bonding)**
- Various developments targeting LC vertex and tracking detectors, e.g.:
  - **SOFIST V1** in 200 nm LAPIS SOI  
20x20  $\mu\text{m}^2$  pitch, 200  $\mu\text{m}$  thickness  $\rightarrow \sigma_{\text{SP}} \sim 1.4 \mu\text{m}$
  - **Cracow SOI** test chip in 200 nm LAPIS SOI process  
30x30  $\mu\text{m}^2$  pitch, 500  $\mu\text{m}$  thickness  $\rightarrow \sigma_{\text{SP}} \sim 1.5 \mu\text{m}$
  - **CPV4 SOI-3D** LAPIS SOI test chip (IHEP)
  - **IPHC LAPIS SOI** test chip (with KEK)
  - **3D developments @ IPHC** (with TJ, T-Micro)
- **Precision timing** not yet demonstrated




SOFIST v1




<https://doi.org/10.1016/j.nima.2018.06.075>

Cracow SOI test chip




[Nucl. Instrum. Methods Phys. Res., A 988 \(2021\) 164897](https://doi.org/10.1016/j.nuclinstrmeth.2021.164897)

CPV4 SOI-3D



IPHC double-tier 3D TJ 180




[https://indico.cern.ch/event/995633/contributions/4259377/attachments/2208714/3738410/LCWS2021\\_BESSION\\_vf.pdf](https://indico.cern.ch/event/995633/contributions/4259377/attachments/2208714/3738410/LCWS2021_BESSION_vf.pdf)



# Monolithic CMOS sensors

Monolithic CMOS sensors using (adapted) industry technologies:

- Sensor and readout electronics **fully integrated**
- Different concepts:
  - Large-collection electrode High-Voltage (**HV-CMOS**) for large + fast signals, radiation hardness
  - **Small-collection-electrode** designs for low capacitance, high signal/noise, low power
- **Simplified construction** (no bonding)
- **Challenges: complex non-uniform sensor structures (simulation), interplay sensor/readout, process modifications are foundry dependent / parameters not publicly available**
- **Many ongoing developments**, exploiting **progress in semiconductor industry** and **synergies** (HL-LHC, Mu3e, Belle II, CBM@FAIR, ...)
- Trend towards smaller feature sizes (**180 nm** → **65 nm**) for improved performance
- Target: vertex/tracker of **all Higgs Factory detectors**



MIMOSIS-1  
180 nm CMOS







CLICTD  
180 nm CMOS

JadePix2  
180 nm HV-CMOS

ARCADIA MD1  
110 nm CMOS


Chronopix  
90 nm CMOS

CE-65  
65 nm CMOS




# 180 nm High-Voltage CMOS




- Active HV-CMOS sensors with fully integrated readout
- Large collection electrode shielding CMOS circuitry, depleted thin sensors (high-resistivity substrates, >100 V bias), fast frontend  
→ large signal (dE/dx), fast, radiation hard
- Studies for CLIC tracker + IDEA outer vertex / tracker
- Same technology initially considered for ATLAS outer tracker and chosen for Mu3e tracker (MuPix8), also under study for LHCb Mighty Tracker upgrade and for DESY beam-telescope timing+trigger planes
- Very good performance observed in test beam:
  - >99.7% efficiency (ATLASpix3)
  - Timing precision ~4 ns (ATLASpix3)
  - Spatial resolution <10 μm (Telepix, 25 μm pitch in R/phi)
  - Power consumption down to 140 mW/cm<sup>2</sup> (ATLASpix3)
- Plans for dedicated CEPC design in 55 nm HV-CMOS process



ATLASpix3  
180 nm HV-CMOS  
50 x 150 μm<sup>2</sup> pitch



LHCb/CLIC/Telepix  
180 nm HV-CMOS  
>=25 x 165 μm<sup>2</sup> pitch




I. Peric et al.

Talk by Ryunosuke O'Neil on ATLASpix3 test-beam results this afternoon  
Talk by Arianna Wintle on Telepix test-beam results on Tuesday morning

<https://agenda.linearcollider.org/event/9211/contributions/49477/>

# 180 nm small-collection-electrode CMOS (I)


Several ongoing developments targeting Higgs-factory vertex detectors with **separate layers** for timing ( $\sim 1 \mu\text{s}$ ) and position resolution ( $\leq 3 \mu\text{m}$ )



## TaichuPix and JadePix (IHEP et al.) 180nm monolithic sensors

- Standard 180 nm CMOS imaging process with small-collection electrode + high-resistivity epitaxial layer
- Main target: **CEPC** vertex detector
- Several prototypes, focusing on different aspects (spatial resolution, data rates, timing, full-scale tests)

Standard 180 nm process (TaichuPix, JadePix)




Modified 180 nm process (MIMOSIS)




## MIMOSIS (IPHC)

- 180 nm CMOS imaging process with small-collection electrode + high-resistivity epitaxial layer + modifications for improved performance, including **AC coupled** electrodes
- Main target **CBM@FAIR**, in the future: **ILC** vertex detector
- Evolution of monolithic sensors since 1999, used in various experiments (EUDET telescopes, STAR-PXL, ALICE-ITS2)


JadePix 3




TaichuPix 2



MIMOSIS-1




AC-coupled electrode




See also talks by Shuqi Li on TaichuPix and Roma Bugiel on Mimosis on Tuesday morning

## CLICTD 180nm monolithic sensor


- Modified 180 nm CMOS imaging process with small-collection electrode
- Target: CLIC tracker
- Innovative sub-pixel segmentation, Channel pitch:  $(8 \times 37.5) \mu\text{m} \times 30 \mu\text{m}$
- Simultaneous time and energy measurement per channel
- Exploring large parameter space of sensor-design modifications, substrate materials (epitaxial, high-resistivity Czochralski) and thicknesses (40-300  $\mu\text{m}$ ), in collaboration with ATLAS MALTA / STREAM
- Detailed TCAD/Geant4-based simulations (Allpix<sup>2</sup>), validated with test-beam data



## CLICTD sensor layout example



## CLICTD spatial resolution in TB and simulation



	Required (CLIC tracker)	Epi	Cz*
Spatial resolution (transv.)	< 7 $\mu\text{m}$	4.6 $\mu\text{m}$	4.3 $\mu\text{m}$
Time resolution*	~ 5 ns	5.2 ns*	4.4 ns*
Efficiency	> 99.7 %	> 99.7 %	> 99.7 %
Material content	< 200 $\mu\text{m}$	40 - 100 $\mu\text{m}$	100 $\mu\text{m}$

*IEEE TNS 67.10 (2020): 2263-2272*

*NIM A 1006 (2021) 0165396*

*NIM A 1041 (2022) 167413*


*K. Dort, CERN-THESIS-2022-071*

- Excellent performance observed in test-beam measurements and reproduced by simulations
- Validated simulations used for parameter extraction
- Results have served as input to sensor optimization, also for 65 nm process


# 180 nm small-collection-electrode CMOS (II)

## CLICTD 180nm monolithic sensor

- Modified 180 nm CMOS imaging process with small-collection electrode
- Target: CLIC tracker
- Innovative sub-pixel segmentation, Channel pitch:  $(8 \times 37.5) \mu\text{m} \times 30 \mu\text{m}$
- Simultaneous time and energy measurement per channel
- Exploring large parameter space of sensor-design modifications, substrate materials (epitaxial, high-resistivity Czochralski) and thicknesses ( $40\text{-}300 \mu\text{m}$ ), in collaboration with ATLAS MALTA / STREAM
- Detailed TCAD/Geant4-based simulations (Allpix<sup>2</sup>), validated with test-beam data



CLICTD cluster size in data and simulation



	Required (CLIC tracker)	Epi	Cz*
Spatial resolution (transv.)	< 7 $\mu\text{m}$	4.6 $\mu\text{m}$	4.3 $\mu\text{m}$
Time resolution*	~ 5 ns	5.2 ns*	4.4 ns*
Efficiency	> 99.7 %	> 99.7 %	> 99.7 %
Material content	< 200 $\mu\text{m}$	40 - 100 $\mu\text{m}$	100 $\mu\text{m}$

IEEE TNS 67.10 (2020): 2263-2272

NIM A 1006 (2021) 0165396

NIM A 1041 (2022) 167413

K. Dort, CERN-THESIS-2022-071

- Excellent performance observed in test-beam measurements and reproduced by simulations
- Validated simulations used for parameter extraction
- Results have served as input to sensor optimization, also for 65 nm process


# 65 nm monolithic CMOS (I)

TPSCo 65 nm ISC CMOS imaging process currently being validated for HEP:


- Collaboration CERN EP R&D, ALICE ITS3, TANGERINE, many institutes + other projects
  - Smaller feature size → smaller pixels (~10-35 μm), enhanced performance
  - Candidate technology for Higgs-Factory vertex/tracker developments
  - Encouraging results from first MLR1 test-chip production in 2021:
    - Common submission of technology demonstrators from various groups
    - Successful and ongoing large-scale testing + simulation campaigns
    - Process modifications and sensor-design optimizations proven to work as expected
- Full efficiency + nanosecond sensor timing achieved for optimized designs, up to  $10^{15} n_{eq}/cm^2$

TANGERINE test-beam + simulation talks by Adriana S., Manuel A.D.R.V., Sara R.D.; APTS talk by Giacomo A. on Thursday


MLR1 reticle 2021




CE-65 cluster-see charge in test beam




CE-65, 15-25 μm pitch IPHC




TANGERINE CSA1 2x2, 16 μm pitch DESY




Analog pixel test structure (APTS) 10-25 μm pitch CERN



Digital pixel test structure (DPTS) 15 μm pitch CERN




DPTS efficiency + fake-hit rate in test beam



# 65 nm monolithic CMOS (II)

- Recent TPSCo 65 nm submission in **stitched** engineering run ER1:
  - Wafer-scale MOST/MOSS (ALICE ITS3)
  - H2M test-chip (hybrid architecture in monolithic process)
  - Improved versions of several test chips from previous MLR1 submission
- Production completed, dicing of samples ongoing, testing to start in coming weeks
- Outlook on future submissions:
  - Expect strong focus on ALICE ITS3 for **ER2 (2024)**
  - More focused designs for Higgs factories proposed for **MLR2 (~2025)**, to be developed within ECFA detector R&D collaborations **DRD3** and **DRD7**
  - Longer term prospects: Explore **advanced technology features** (pinned diodes, special photodiodes, wafer-stacking to 65 nm CMOS readout wafer, ...)



ER1 reticle (2022/23)



## H2M – Hybrid to Monolithic

- Demonstrator for porting hybrid readout architecture (Timepix, CLICpix2) to monolithic sensor
- Target applications: large-area trackers; general purpose
- 64x16 pixels, 35  $\mu\text{m}$  pitch, 8-bit counters per pixel (ToA, ToT,  $\gamma$  count., triggered)

H2M - DESY, CERN, IFAE




# Silicon track-timing detectors


- Several (technology-driven) developments targeting  $\sim 20\text{-}100$  ps pixelated timing for MIPs
  - Dedicated timing layer or integrated in tracker
- Use cases for precision timing:
  - enhanced background/backscatter rejection
  - 4D tracking
  - particle ID by Time-of-Flight for heavy-flavour physics
    - $< 30$  ps / 2m for K/pi/p separation up to 3 GeV

Not part of the core Higgs-Factory requirements

## CLIC background suppression with nanosecond timing




## 4D tracking



<https://agenda.linearcollider.org/event/8217/contributions/44430>

## pi/K separation with timing layer 1.8m from interaction point



Bohdan Dudar, ECFA Workshop 2022

<https://indico.desy.de/event/33640/contributions/128388/>



# Track-timing detectors: Sensors with internal gain

## Silicon Photomultipliers (SiPM):

- Arrays of Single Photon Avalanche Detectors (SPADs)
- High gain ( $\sim 10^6$ ) from thin highly doped multiplication layer
- Challenges: fill factor, quenching, readout, rad. hardness
- Several ongoing developments (hybrid / monolithic)


Talks by Stephan Lachnit and Gianpiero Vignola on digital SiPMs on Wednesday

## Low Gain Avalanche Detectors (LGAD):


- Signal amplification in thin multiplication layer,  $\sim 10x$  gain  
 $\rightarrow$  large (4 fC) and fast ( $< 70$  ps RMS) MIP signals
- Achieved so far:  $\sim 1$  mm<sup>2</sup> cell sizes,  $\sim 95\%$  fill factor, rad.hard.  $> 10^{15}$  n<sub>eq</sub>/cm<sup>2</sup>
- In production now for ATLAS and CMS timing layers (6-16 m<sup>2</sup>)
- Challenges:
  - Hybridisation
  - Resolution limited by time walk, readout ASIC
  - Cell size / fill factor limited by inactive regions between pixels  
 $\rightarrow$  inverted LGADs (iLGAD): continuous multiplication layer on backside

Talks by Oleksii Kurdysh on ATLAS HGTD LGAD test beams on Wednesday and by Peter Svihra on pixelated iLGAD test-beam results on Thursday


## SPAD



## LGAD



## iLGAD




<https://arxiv.org/pdf/2202.01552.pdf>

# Track-timing detectors: AC-coupled LGAD


## Resistive (AC-coupled) LGAD (RSD)

- Resistive cathode, AC-coupled to r/o pads  
→ enhanced position resolution through amplitude interpolation  
→ suitable as **timing layer** in low-occupance regions
- Time resolution of **~25-30 ps** achieved
- Position resolution of **80  $\mu\text{m}$**  for **450  $\mu\text{m}$**  r/o pitch  
→ significantly better than standard LGAD with same pitch




<http://dx.doi.org/10.1016/j.nima.2022.167228>  
N. Cartiglia et al.

RSD 2 Position Resolution - 450  $\mu\text{m}$



RSD prototype, 450  $\mu\text{m}$  pitch



F. Siviero, Trento Workshop 2023  
<https://indico.cern.ch/event/1223972/contributions/5261996/>


Talk by Shirsendu Nanda on AC-LGAD on Thursday

# Track-timing detectors: monolithic


## FASTPIX technology demonstrator for sub-ns timing

- Modified 180 nm CMOS imaging process, design optimisations for fast charge collection
- Small hexagonal pixels (8.7 to 20  $\mu\text{m}$  pitch)
- Focus on sensor performance, with limited in-pixel circuitry and not optimised for low power yet
- Exploring large parameter space of process and design variations
- Time resolution of  $\sim 100$  ps achieved in test beam at  $>99\%$  efficiency
- Position resolution  $\sim 1$   $\mu\text{m}$  for 8.7  $\mu\text{m}$  pitch



### FASTPIX time resolution in test beam



<https://indico.slac.stanford.edu/event/7076/contributions/4380/>  
<http://dx.doi.org/10.3390/instruments6010013>



### FASTPIX 3D TCAD Simulation



T. Kugathasan et al:  
Monolithic CMOS sensors for sub-nanosecond timing,  
Hiroshima 2019


- Optimised for precise sensor timing in 3D TCAD simulation studies
- Hexagonal pixel layout:
  - Improved charge collection at pixel edges
  - Reduced number of neighbouring pixels  
→ Less charge sharing

M. Munkeret et al.


Small-pitch monolithic timing also explored in SiGe BiCMOS process: talk by Théo Moretti on MONOLITH on Thursday

# Silicon detector integration


Power-pulsing mockup





Vertex-detector services



Outer barrel tracker support structure



Air-flow cooling mockup and simulation



Bent wafer-scale dummy sensor on foam support



Talk by Mihail Bogdan Blidaru on bent ALPIDEs on Thursday

- Engineering studies based on calculations, simulations, prototyping  
→ confirm **feasibility** of detector concepts + provide input for **realistic performance simulation**
- Profit from recent developments in approved projects (Belle II, ALICE ITS3, CMB@FAIR)
- However: not all critical Higgs-Factor requirements are fulfilled by these developments (e.g. barrel/endcap geometries, combination of low material budget and precise timing)
- More focused effort required, but depends also on choice of project (linear vs. circular)

# Conclusions + Outlook

- **Stringent requirements** for Higgs-Factory vertex and tracking detectors:
  - Precision physics needs
  - Environmental conditions
- Several **optimized detector concepts** with different technology choices are proposed
- **Broad silicon R&D** profiting from advancements in semiconductor **industry** + **simulations**
- Focus on **sensor (test-beam) performance**; engineering/system aspects not yet fully addressed (many of them depend on accelerator choice)
- Large **synergies** with approved projects, but no complete overlap of requirements
- Fulfilling all Higgs-Factory requirements **simultaneously** remains challenging

Thanks to everyone who provided material for this lecture!

# Additional Material

# ACF for module integration

## ACF module integration


Larger bonding pads:  $80\ \mu\text{m}$  – few mm diam.

- Similar to industrial ACF usage
- Good interconnect results
- Topology / uniformity of UBM important


Various proof-of-concept projects:

- Beam tests of **ALPIDE** ACF modules
- Bonding tests with **MALTA** silicon bridges
- Tests with FCAL **LUXE** pad sensors

ALPIDE ACF module in DESY TB



ACF on LUXE pad






## MALTA module building with silicon bridge and ACF bonding

MALTA double module with Si-bridge chip (images credit: Florian Dachs)

Si-bridge with ACF

ACF over Si-bridge pads




Cross section for 5kg of pressure.

M. Mager, F. Dachs, Y. Benhammou

# ATTRACT FASTPIX


FASTPIX technology demonstrator for sub-ns timing

- Modified 180 nm CMOS imaging process
- 32 mini matrices of hexagonal pixels (8.66 to 20  $\mu\text{m}$  pitch)
- 4 analogue outputs + 4x16 pixels with ToT/ToA
- Various sensor designs and process options
- Position and ToT encoding via delay lines (asynchr. r/o)



## On-chip readout circuit



W. Snoeys, T. Kugathasan



## Simulated chip parameters:

Sensor capacitance		1 fF
Equivalent Noise Charge		11 $e^-$
Jitter (for $Q_{in} = 1000 e^-$ )		20 ps
Power	In pixel source follower	18 $\mu\text{W}$
	Periphery discriminator	150 $\mu\text{W}$
	Analog monitoring buffer	20 mW

## 3D TCAD Simulation




T. Kugathasan et al:  
Monolithic CMOS sensors for  
sub-nanosecond timing,  
Hiroshima 2019

- Optimised for precise sensor timing in 3D TCAD simulation studies
- Hexagonal pixel layout:
  - Improved charge collection at pixel edges
  - Reduced number of neighbouring pixels  
→ Less charge sharing



# Caribou DAQ

Versatile data acquisition system based on programmable hardware



<https://gitlab.cern.ch/Caribou>

## System-on-Chip (SoC) board



- Embedded CPU for DAQ, user interface, operating system (Linux)
- Field programmable gate array (FPGA) for detector control and data processing

## Control and Readout (CaR) interface board

- Physical interface from SoC board to detector chip
- Voltage regulators, ADCs, pulse/clock generator

## Application-specific detector carrier board


- Only detector chip and passiv components
- Successfully used for ATLASPix, ATLASPix2, ATLASPix3, CLICpix2/C3PD, H35Demo/FEI4, RD50-MPW1



<https://iopscience.iop.org/article/10.1088/1748-0221/12/01/P01008>



# Experimental conditions at CLIC

- CLIC operates with bunch trains, 50 Hz repetition rate
  - Low duty cycle
  - Trigger-less readout between trains
  - Allows for power-pulsed operation of detector, to reduce average power consumption



- Collisions within 156 ns bunch trains
- High E-fields lead to Beamstrahlung
  - High rates of beam-induced background particles
  - Drives detector design (layout, granularity, timing)

Very small bunches:  
 40 nm (x) x 1 nm (y) x 44 μm (z)  
 (at 3 TeV)



## Main backgrounds in detector

- **Incoherent  $e^+e^-$  pairs**
  - 19k particles / bunch train at 3 TeV
  - Constrains beam pipe radius, granularity
- **$\gamma\gamma \rightarrow$  hadrons events**
  - 17k particles / bunch train at 3 TeV
  - Constrains granularity, layout, impacts physics

High instantaneous hit rates (up to 6 GHz/cm<sup>2</sup>),  
 however: very low readout rate (50 Hz)

# CLICdet detector design optimisation

- Study impact of technology parameters (pixel size, material budget) on detector performance
- Optimization of detector geometry (# layers, placement) for given technology assumptions
- Using fast simulations ([LiC detector toy](#)) and [Geant-4](#) based full detector simulations including beam-induced [backgrounds](#)
- Main benchmark parameters: impact-parameter and momentum resolution, flavor-tagging performance, reconstruction efficiency

