

A proposal: FPGA project

F.R. Palomo¹, J.M.Hinojo¹, F.Muñoz¹, Jan Hammerich²

fpalomo@us.es

¹Departamento Ingeniería Electrónica, Escuela Superior de Ingeniería
Universidad de Sevilla, Spain

² Particle Physics Group

University of Liverpool, UK

We propose to ask for a new Project in RD50. The purpose of this Project is twofold:

1. To get funding for developing/buying the new DAQ board (50% of the total expenses from the RD50 Project)
2. To have visibility on the digital design/DAQ tasks we do to get a full measurement chain for our MAPS designs

In order to proceed we need three things:

1. To agree in the need of this project
2. To discuss and get an agreement of the new DAQ board that will substitute/supplement the actual ZC706/Caribou 1.4
3. To organize the proper toolchain for group working in digital design, a real need today (as we did for analog IC design)

BDAQ53 from SiLAB (Bonn), 2016-



DAQ Toolset comprised of a BDAQ53 card with a Control Module inserted on top. It was designed (2016) for the RD53 hybrid detector testing (emphasis in the testing of the RD53 readout chips saga). The Control Module is an Enclustra Mercury KX2. The Mercury KX2 is a pure FPGA (Kyntex 7) from Xilinx

<https://gitlab.cern.ch/silab/bdaq53/-/wikis/Hardware/Readout-Hardware>

Options on the Table
ZC706+Caribou 1.4 (2019-)

The actual DAQ toolset used for testing the MPW2 and the MPW3. It uses a ZC706 control card plus a Caribou 1.4 DAQ chipset card. The Control chip is a System On Chip Xilinx Zynq 7000 (Kyntex 7 logic fabric plus 2 ARM M9 embedded microcontrollers).

FROM LOGIC DESIGN POINT OF VIEW, ALL CONTROL CARDS/MODULES uses Xilinx Design ToolChain (Kyntex 7 logic fabric/standalone FGPA). Zynq chips also include embedded microcontrollers/ microprocessors.


Caribou 2.0 (2023-)

Under (final stages)development at Carleton University. It combines the two previous approaches: the DAQ chipset is an evolution from the Caribou 1.4. The Control chip is inserted as a module on top of the Caribou 2.0 chipset card (as in the BDAQ53). The Control chip is a System on Module (Zynq Ultrascale, comprising a Kyntex 7 logic fabric, 2 ARM R5 embedded microcontrollers and 1 Quad ARM A53 microprocessor able to fully run a Linux OS for a client-server access). The module is an Enclustra Mercury XU1.



<https://indico.cern.ch/event/1239532>

Review: Caribou v1.4 vs Caribou v2.0 (1)



- The “Caribou v1.4” DAQ toolset operates on two cards: The Carrier board and the Caribou 1.4 chipset board.
- The “Caribou v2.0” DAQ toolset operates on one card and one insertion module: the Caribou v2.0 chipset board and one Enclustra Mercury XU1 SOM module
- Both Caribou DAQ toolsets use a Xilinx System On Chip/Module. The v1.4 employs a Zynq 7000 SoC (Kyntex 7 FPGA + 2 ARM Cortex M9 embedded microcontrollers) mounted on a ZC706 card. The v2.0 employs a Zynq UltraScale+ SoM (

The infrastructure for the FPGA group could be comprised of:

1. Gitlab main project: the current repository could be used (RD50 HV-CMOS) or a new one can be generated to store the FPGA and GUI resources. Each element will be tracked by its own subgroup.

2. A Virtual Server to execute the runners related to the Continuous Integration. They will be in charge of executing the corresponding test for the Continuous Integration after each commit and determine if the code passes or not the test.

3. A Slack Server: In order to increase the communication between members, a **slack server** can be created or deployed in a private server. This tool is widely used in industry and open source projects. <https://slack.com/intl/es-es/>: We prefer *Mattermost* because is used today in our HVC MOS RD50 group.

4. Maintainer Role: Only one person of each institution will keep the maintainer role, the rest of members should be developers in order to ensure a proper work flow

Detailing about the first point, the main project organization could come as:

1.CERN Gitlab main project: the current repository could be used (RD50 HV-CMOS) or a new one can be generated to store the FPGA and GUI resources. Each element will be tracked by its own subgroup.

We should try to organize the FPGA repository to store the following items:

- 1. Source Code:** sources for the DAQ system
- 2. Testbenches:** unitary tests for the corresponding entities.
- 3. Verification plan:** a functional testbench should be created in order to validate the developed code.
- 4. Constraints** to implement the design
- 5. Scripts** to synthesize and simulate the design.
- 6. Doc:** doxygen or markdown can be used to generate the documentation of each system
- 7. pcbs:** it will contain the schematics and layout views for each board. A specific folder can be used to track each board. It is important to remove the auxiliary files from the repo (i.e., logs)

For the GUI, the organization should be similar, eliminating the PCB folder

In both cases, we should make use of the continuous integration in order to assess the code.


Additionally, Vivado o Quartus projects should not be stored in the repository in order to avoid issues.

1. Digital blocks:

In order to verify the different digital blocks, a testbench framework should be developed. This framework should ensure minimal efforts when a Digital Block is changed. For this purpose, we should identify reusable parts, establish metrics to evaluate the code and functional coverages, and make the code for testbench as generic as possible. In order to ensure the compatibility with the previous code and the tools used, the following package can be used:

- **UVM:** flexible class library that supports creating and monitoring reusable hierarchical testbenches.
- **Pyuvm:** package that implements UVM specification in Python. Reduce the complexity of creating testbenches
- **Cocotb:** package that allows to communicate python scripts with the simulator. It is possible to include modules to extract data from mixed signal designs.

2. Firmware: In order to speed up the GUI software for the DAQ, QEMU flow can be introduced. It is supported by Petalinux and it is compatible with the ZC706 board. Software could be tested at the same time that the hardware is developed.



Thanks for your attention

fpalomo@us.es