28nm mixed-signal workshop

Alessandro Caratelli [CERN ASIC Support] CERN - Feb. 2023





Timetable of the workshop



Timetable of the workshop

28nm Design Guidelines

- 28nm technology guidelines
 Franco BANDI (CERN)
- Overview of the 28nm common design platform Marco ANDORNO (CERN)
- Total lonizing Dose response of the 28nm technology Giulio BORGHELLO (CERN)
- Single event effects hardening in digital design Alessandro CARATELLI (CERN)

Analog module -

 Analog simulation with Explorer and Assembler Helga DORNELAS (CADENCE)

Lab exercises

- Mixed-signal simulation in Virtuoso (analog on top) Helga DORNELAS (CADENCE)
- Mixed-signal simulation in Xcelium (digital on top) Helga DORNELAS (CADENCE)

Lab exercises

 Analog Backend VXL Best Practices Philippe CARRIERE (CADENCE)

Lab exercises

DRC/LVS with PVS Philippe CARRIERE (CADENCE)

Lab exercises

Digital module

- Synthesis
 Bertrand GENNERET (CADENCE)
 - Synthesis: from RTL to Gate level netlist
 - SDC constraints and Timing Analysis

Lab exercises

- Block level flat physical design Bertrand GENNERET (CADENCE)
 - Floor-planning
 - Clock Tree Synthesis
 - Routing and Optimizations

Lab exercises

 Hierarchical implementation Bertrand GENNERET (CADENCE)

Lab exercises

- Signoff analysis
 Bertrand GENNERET (CADENCE)
 - Power analysis
 - Signoff STA in Tempus
 - Physical verification (DRC / LVS)

Lab exercises

Some practical information about the workshop

help us improving next session

Link to the workshop material: https://indico.cern.ch/e/28nm-workshop-1

4 © 2021 Cadence Design Systems, Inc. Cadence confidential.

Some practical information about the workshop

28nm mixed-signal design workshop							
30 January 2023 to 3 February 2023 CERN Europe/Zurich timezone				Enter your search term	Q		
Overview Timetable Registration Surveys ASIC Support Service Other training workshops Digital Implementation Flow scripts Cadence documentation Contacts asic.support@cern.ch	Mon 30	ble 1/01 Tue 31/01 Wed 01/02 gital design Block-level implementation	Thu 02/02 Fri 03/02 All day	s screen Detailed view Session legend Bertrand GE	Filter X		WORKSHOP MATERIAL DOWNLOAD To download the slides and the lab instruction to follow during the course Material download is protected by NDA
tttps://asicsupport.web	10:00	572/R-013 , CERN Coffee break 572/R-013 , CERN			09:00 - 10:15 10:15 - 10:30		
	11:00	Block-level implementation		Bertrand	GENNERET		

Some practical information about the workshop

Certificates

- Certificates of attendance will be distributed at the end of the course
- If you need a certificate for ECTS credits please contact asic.support@cern.ch
 - 35h training course + mini-exam → usually recognized as 2 ECTS credits

Training courses catalog

Digital-on-top hierarchical Implementation in workshop

DoT Workshop (3 days)

- Learn the main concepts for designing in 65nm for the High energy Physics environment
- Learn the main concepts of the digital implementation from the synthesis, physical implementation and signoff (RTL to GDS)
- Perform synthesis, physical implementation and signoff steps
- Exercise bottom-up and top-down hierarchical design approaches
- Co-developed between CERN EP-ESE ASIC Support service and Cadence VCAD

2 TIMES PER YEAR FOR THE LAST 3 YEARS

Workshop on Mixed-Signal design in 28nm process

Designing in 28nm

- Learn the main concepts for designing in 28nm for the High energy Physics environment
- Learn the main concepts of the digital implementation from the synthesis, physical implementation and signoff (RTL to GDS)
- Learn the main concepts of the analog and Mixed-Signal design in 28nm
- Learn main concepts about TIDs and SEUs tolerance design
- Co-developed between CERN EP-ESE ASIC Support service and Cadence VCAD

NEW - FIRST SESSION IN DECEMBER 2022

System Verilog Advanced Verification Environment using UVM workshop

Verification / UVM (3 days)

- Learn the main concepts of functional verification for the High energy Physics
- Learn the main concepts of digital design verification
- Learn about the Universal Verification Methodology (UVM)
- In the lab sessions you will learn how to build your own UVC and verification environment
- A Cadence Training Course adapted for the High Energy Physics community requirements

1 TIME PER YEAR

The CERN ASIC Support Service

Promote the collaborative works and knowledge sharing

Provide support to HEP community for technology and EDA tool usage

Enhance, update and maintain the PDKs for commonly used technologies in HEP environment

Develop and distribute the Common Design Platforms for mixed-signal ASICs design

Distribution and maintenance of common macro blocks

Preparation and maintenance of design flows of general use

Organize training workshops for HEP specific

CORE TEAM: Marco Andorno, Wojciech Bialas, Alessandro Caratelli, Kostas Kloukinas CONTACTS: <u>asic.support@cern.ch</u>

The CERN Foundry Service

Establish Commercial Contracts with silicon vendors

Establish NDAs that allow for collaborative work

Organize & coordinate silicon fabrication

For silicon fabrication services (MPWs, engineering & production runs) please contact <u>foundry.services@cern.ch</u>

CORE TEAM: Kostas Kloukinas, Maxence Ledoux, Cinzia Pinzoni CONTACTS: <u>foundry.services@cern.ch</u>

Technical support

You can contact <u>asic.support@cern.ch</u> for requests related to:

- Support for the EDA tools usage, Design Flows and the Design Kits
- Support for design specific issues
- Distribution of shared IP blocks (i.e. generation of SRAM blocks and assistance for design integration).
- Administrative requests (process of signing NDAs, technology information access, PDK requests).

If you are in need of specific design assistance and implementation or verification tasks, please contact instead the chips.service@cern.ch

If needed for solving your issue, we can as well:

- put you in contact with CERN designers with experience in the field
- Involve CADENCE VCAD Service with which we have a support contract in place

Resources

HOME DESIGN PLATFORMS FOUNDRY SERVICES IP BLOCKS V TECHNICAL DOCUMENTS V DESIGN FLOWS TRAINING FORUM CONTACTS English

Design Platforms Foundry Services Design Flows Training Discourse Forum Contacts 469

CERN - EP-ESE - ASICs Technology Support and Foundry Services

Design Manuals And Guidelines CERN EP Common Design Platform for the TSMC 65mm technology

DESIGN MANUALS AND GUIDELINES

March 2, 2022 Posted by CERN-EP-ESE ASICs Technology Support Service Manuals, Foundry, Application Not

In this section you can access the TSMC design manuals and PDK documentation

DISCLAIMER: The material contained herein is protected by a non-disclosure agreement between TSMC and CERN. To the best of author's knowledge, all readers have signed an equivalent as the authors do not take any responsibility of eventual infingements or abuser related misuse of this man Usage of this information is subject to the conditions that the information is provided 'X8 SS' and for infor purpose only. TSMC, CERN and the authors of this document are not responsible for the user's usage of, up mechanability of integrational and disclaims any and all types of warranties, including any implied w of mechanability or fitness for a particular purpose.

Main technology documents, design manuals and guide

Design Manual v2.0

Tapeout guidelines document

RC Extraction Guidelines

N28HPC+ Sign-off Recommendation.pdf

Standard Cell Library Application Note

TSMCN28 PDK usage introduction guide

CERN-EP Common Design Platform for the TSMC 65nm technology

28NM RELIABILITY RULES

February 1, 2022 Posted by CERN-EP-ESE ASICs Technology Support Service Manuals, Foundry, Application Notes

Gate Oxide Lifetime prediction - Hot Carrier Injection Effect - Bias Temperature Instability (NBTI / PBTI)

1.1 Failure mechanism 1.2. Core devices gate oxide lifetime prediction 1.3. IO devices gate oxide lifetime prediction 1.4. Measurements condition 1.4.1 Stress condition 1.4.2 Failure Criteria 2.1. Failure mechanism 2.2. DC Lifetime due to Hot Carrier Injection Effect 2.3. Measurements condition 2.4.1 Stress condition 2.4.1 Failure Criteria 3.1. Failure mechanisn 3.2. DC Lifetime due to Negative / Positive Bias emperature Instability 3.2.1 PMOS DC Lifetime due to Negative Bias emperature Instability (NBTI) 3.2.2 NMOS DC Lifetime due to Positive Bias Temperature Instability (PBTI) 3.3 Massuraments conditions 3.3.1 Stress condition 3.3.2 Failure Criteria

Outline

1. Gate Oxide Lifetime prediction click here to visit the related dicourse topic for more info and discussions

1.1 Failure mechanism

When an electron current is passed through gate oxide, defects such as electron traps, interface states, positively charged donor-like traps, and so on, gradually build up in the gate oxide until a conduction path is formed, followed by thermal run away. According to the anote hole injection model, injected electrons generate holes at the anote that can turnel back into the oxide. Intrinsic breakdown occurs when a critical hole density is reached.

1.2. Core devices gate oxide lifetime prediction

https://asicsupport.web.cern.ch

Resources

The HEP designers forum

a place where to share information and search solutions

https://asicsupport-community.web.cern.ch

- Design and EDA tools Tutorials
- Additional documentation
- Design practices suggestions
- Exchange of information
- Everybody can benefits from the findings, solutions and scripts of the others without having to deal with the same issues
- 28nm dedicated section

