# **Silicon Detectors**

Manfred Krammer Institute of High Energy Physics Vienna, Austria Frank Hartmann Karlsruhe Institute of Technology Karlsruhe, Germany

# Content



- **1** Material Properties
- **2 Detector Structures**
- 3 Performance
- 4 Detector Systems



# **1** Material Properties

M. Krammer, F. Hartmann EDIT 2011

### **1.1 Material Properties** Bond model of semiconductors



Example of column IV elemental semiconductor (2dim projection) :



- ★ Each atom has 4 closest neighbors, the 4 electrons in the outer shell are shared and form covalent bonds.
- ★ At low temperature all electrons are bound
- ★ At higher temperature thermal vibrations break some of the bonds → free ecause conductivity (electron conduction)
- ★ The remaining open bonds attract other e<sup>-</sup> → The "holes" change position (hole conduction)



Semiconductor

at T > 0 K

occupied

valence band

Isolator

valence band

Semiconductor

at T = 0 K

Metal

(conduction

band partly

occupied)

Metal (partly

overlapping

bands)

## **1.1 Material Properties** Intrinsic carrier concentration



- ★ Due to the small band gap in semiconductors electrons already occupy the conduction band at room temperature. Silicon  $E_g$ =1.11 eV (T=300 K)
- ★ Electrons from the conduction band may recombine with holes.
- ★ A thermal equilibrium is reached between excitation and recombination Charged carrier concentartion  $n_e = n_h = n_i$ This is called intrinsic carrier concentration:

$$n_i = \sqrt{N_C N_V} \cdot \exp\left(-\frac{E_g}{2kT}\right) \propto T^{\frac{3}{2}} \cdot \exp\left(-\frac{E_g}{2kT}\right)$$

In ultrapure silicon at room temperature the intrinsic carrier concentration is 1.45.10<sup>10</sup> cm<sup>-3</sup>.

With approximately 10<sup>22</sup> Atoms/cm<sup>3</sup> about 1 in 10<sup>12</sup> silicon atoms is ionised.

### **1.1 Material Properties** Drift velocity and mobility





M. Krammer, F. Hartmann EDIT 2011

# **1.2 Constructing a Detector**

The ideal semiconductor detector



★ Charged particles penetrating or traversing the detector create electron-hole pairs. The electron-hole pairs are separated by an electric field and drift to the electrodes. This is the signal we are looking for.

★ One of the most important parameter of a detector is the signal to noise ratio (SNR). A good detector should have a large SNR. However this leads to two contradictory requirements:

#### ✗ Large signal

→ particles should produce many electron-holes → low ionization energy → small band gap

#### ✗ Low noise

 $\rightarrow$  very few intrinsic charge carriers  $\rightarrow$  large band gap

# **1.2 Constructing a Detector**

Estimate SNR in an intrinsic silicon detector



Let's make a simple calculation for silicon:

Mean ionization energy  $I_0 = 3.62 \text{ eV}$ , mean energy loss per flight path of a mip (minimum ionizing particle) dE/dx = 3.87 MeV/cm

Assuming a detector with a thickness of  $d = 300 \,\mu\text{m}$  and an area of  $A = 1 \,\text{cm}^2$ .  $\rightarrow$  Signal of a mip in such a detector:

$$\frac{dE/dx \cdot d}{I_0} = \frac{3.87 \cdot 10^6 \,\text{eV/cm} \cdot 0.03 \,\text{cm}}{3.62 \,\text{eV}} \approx 3.2 \cdot 10^4 \,\text{e}^-\text{h}^+\text{-pairs}$$

→ Intrinsic charge carrier in the same volume (T = 300 K):

 $n_i dA = 1.45 \cdot 10^{10} \text{ cm}^{-3} \cdot 0.03 \text{ cm} \cdot 1 \text{ cm}^2 \approx 4.35 \cdot 10^8 \text{ e}^{-}\text{h}^{+}\text{-}\text{ pairs}$ 

→ Number of thermal created e<sup>-</sup>h<sup>+</sup>-pairs is four orders of magnitude larger than signal!!!

Charge carrier have to be removed!

→ Depletion zone in reverse biased **pn junction** 

## **1.2 Doping** pn junction needs doped materials



A pn junction consists of n and p doped substrates:

- ★ Doping is the replacement of a small number of atoms in the lattice by atoms of neighboring columns from the atomic table (with one valence electron more or less compared to the basic material).
   Typical doping concentrations for Si detectors are ≈10<sup>12</sup> atoms/cm<sup>3</sup> (10<sup>14</sup> und 10<sup>18</sup> atoms/cm<sup>3</sup> for CMOS elements).
- ★ These doping atoms create energy levels within the band gap and therefore alter the conductivity.
- $\star$  An undoped semiconductor is called an intrinsic semiconductor
- $\star$  A doped semiconductor is called an extrinsic semiconductor.
- ★ In an intrinsic semiconductor for each conduction electron there exists the corresponding hole. In extrinsic semiconductors there is a surplus of electrons or holes.

## **1.2 Doping** Bond model: p-doping in Si

Vs -6 -5 -4 -3 -2 -1 -1 -1 - V(V) -6 -5 -4 -3 -2 -1 -1 -1 - V(V) REVERSE -2 -BREAKDOWN -3 -4 -4 -

Doping with an element 3 atom (e.g. B, Al, Ga, In). One valence bond remains open. This open bond attracts electrons from the neighbor atoms.

The doping atom is called acceptor.



- The energy level of the acceptor is just above the edge of the valence band.
- At room temperature most levels are occupied by electrons leaving holes in the valence band.
- The fermi level  $E_F$  moves down.



• ... single empty level (hole)

## **1.2 Doping** Bond model: n-doping in Si



Doping with an element 5 atom (e.g. P, As, Sb). The 5<sup>th</sup> valence electrons is weakly bound.

The doping atom is called donor



- The energy level of the donor is just below the edge of the conduction band.
- At room temperature most electrons are raised to the conduction band.
- The fermi level  $E_F$  moves up.



- ... single occupied level (electron)
- ... single empty level (hole)

#### M. Krammer, F. Hartmann EDIT 2011

## **1.3 The p-n Junction** Creating a p-n junction



At the interface of an n-type and p-type semiconductor the difference in the fermi levels cause diffusion of surplus carries to the other material until thermal equilibrium is reached. At this point the fermi level is equal. The remaining ions create a space charge and an electric field stopping further diffusion.

The stable space charge region is free of charge carries and is called the depletion zone.



M. Krammer, F. Hartmann EDIT 2011

#### **1.3 The p-n Junction** Electrical characteristics

![](_page_13_Figure_1.jpeg)

#### pn junction scheme

р	de	pletion zone	<u> </u>	n
-0 0+0+0	Θ	÷	Ð	⊕_
⊖_⊖_⊖_⊖	Θ	Ð		⊕
+0 0_0 <sup>+</sup> 0	Θ	0	€	- ⊕'

#### acceptor and donator concentration

![](_page_13_Figure_5.jpeg)

space charge density

![](_page_13_Figure_7.jpeg)

#### concentration of free charge carriers

![](_page_13_Figure_9.jpeg)

![](_page_13_Figure_10.jpeg)

![](_page_13_Picture_11.jpeg)

![](_page_13_Figure_12.jpeg)

#### M. Krammer, F. Hartmann EDIT 2011

### **1.3 The p-n Junction** Operation with reverse bias

![](_page_14_Figure_1.jpeg)

Applying an external voltage V with the cathode to p and the anode to n e- and holes are pulled out of the depletion zone. The depletion zone becomes larger.

The potential barrier becomes higher by *eV* and diffusion across the junction is suppressed. The current across the junction is very small "leakage current".

→ That's the way we operate our semiconductor detector!

#### p-n junction with reverse bias

![](_page_14_Figure_6.jpeg)

![](_page_14_Figure_7.jpeg)

## **1.3 The p-n Junction** Width of the depletion zone

![](_page_15_Figure_1.jpeg)

Example of a typical p<sup>+</sup>-n junction in a silicon detector:

Effective doping concentration  $N_a = 10^{15}$  cm<sup>-3</sup> in p+ region and  $N_d = 10^{12}$  cm<sup>-3</sup> in n bulk.

Without external voltage:

 $W_p = 0.02 \ \mu m$  $W_n = 23 \ \mu m$ 

Applying a reverse bias voltage of 100 V:

$$W_p = 0.4 \ \mu m$$
  
 $W_n = 363 \ \mu m$ 

Width of depletion zone in n bulk:

$$W \approx \sqrt{2\varepsilon_0 \varepsilon_r \mu \rho |V|}$$
 with  $\rho = \frac{1}{e \mu N_{eff}}$  <sup>$\rho$</sup> 

![](_page_15_Picture_10.jpeg)

![](_page_15_Figure_11.jpeg)

- V ... External voltage
  - ... specific resistivity
- ... mobility of majority charge carriers
- N<sub>eff</sub>... effective doping concentration

# **1.3 n-type and p-type Detectors**

![](_page_16_Figure_1.jpeg)

Note:

The previous slide explains an n-type detector (detector bulk is n-type silicon)

Using p-type silicon and exchanging p<sup>+</sup> and n<sup>+</sup> would give a perfectly working p-type detector.

For tradition and production reasons most detectors used are n-type detectors. p-type detectors have some advantages in high radiation environment (see later).

For simplicity I will continue discussing n-type detectors only...

## **1.3 The p-n Junction** Current-voltage characteristics

![](_page_17_Figure_1.jpeg)

Typical current-voltage of a p-n junction (diode): exponential current increase in forward bias, small saturation in reverse bias.

![](_page_17_Figure_3.jpeg)

S.M. Sze, Semiconductor Devices , J. Wiley & Sons, 1985

## **1.4 Detector Characteristics** Leakage Current

![](_page_18_Figure_1.jpeg)

A silicon detector is operated with reverse bias, hence reverse saturation current is relevant (leakage current). This current is dominated by thermally generated e<sup>-</sup>h<sup>+</sup> pair. Due to the applied electric field they cannot recombine and are separated. The drift of the e<sup>-</sup> and h<sup>+</sup> to the electrodes causes the leakage current.

![](_page_18_Figure_3.jpeg)

# **1.4 Detector Characteristics**

#### **Capacitance and Depletion Voltage of a detector**

![](_page_19_Figure_2.jpeg)

The depletion voltage is the minimum voltage at which the bulk of the sensor is fully depleted. The operating voltage is usually chosen to be slightly higher (overdepletion).

High resistivity material (i.e. low doping) requires low depletion voltage.

$V_{\scriptscriptstyle FD}$ :	$D^2$	
	= 2εμρ	

For a typical Si p-n junction ( $N_a >> N_d >> n_i$ ) the detector capacitance is given as:

![](_page_19_Figure_7.jpeg)

- $\rho$  ... specific resistivity of the bulk
- $\mu$  ... mobility of majority charge carrier
- V ... bias voltage
- A ... detector surface
- D ... detector thickness

![](_page_19_Figure_13.jpeg)

#### M. Krammer, F. Hartmann EDIT 2011

![](_page_20_Picture_0.jpeg)

# 2 Detector Structures

M. Krammer, F. Hartmann EDIT 2011

## **2.1 Pad Detector**

![](_page_21_Picture_1.jpeg)

The most simple detector is a large surface diode with guard ring(s). Such a device will be used during hands-on exercise.

![](_page_21_Figure_3.jpeg)

![](_page_21_Picture_4.jpeg)

# 2.2 Microstrip Detector DC coupled strip detector

![](_page_22_Picture_1.jpeg)

Traversing charged particles create e<sup>-h+</sup> pairs in the depletion zone (about 30.000 pairs in standard detector thickness). These charges drift to the electrodes. The drift (current) creates the signal which is amplified by an amplifier connected to each strip. From the signals on the individual strips the position of the through going particle is deduced.

A typical n-type Si strip detector:

- ★ p<sup>+</sup>n junction:  $N_a \approx 10^{15}$  cm<sup>-3</sup>,  $N_d \approx 1-5 \cdot 10^{12}$  cm<sup>-3</sup>
- ★ n-type bulk: ρ > 2 kΩcm→ thickness 300 µm
- ★ Operating voltage < 200 V.
- ★ n<sup>+</sup> layer on backplane to improve ohmic contact
- ★ Aluminum metallization

![](_page_22_Figure_9.jpeg)

## **2.2 Microstrip Detector** AC coupled strip detector

![](_page_23_Picture_1.jpeg)

AC coupling blocks leakage current from the amplifier.

- ★ Integration of coupling capacitances in standard planar process.
- ★ Deposition of SiO<sub>2</sub> with a thickness of 100
  -200 nm between p+ and aluminum strip
- ★ Depending on oxide thickness and strip width the capacitances are in the range of 8–32 pF/cm.
- ★ Problems are shorts through the dielectric (pinholes). Usually avoided by a second layer of Si<sub>3</sub>N<sub>4</sub>.

![](_page_23_Figure_7.jpeg)

Several methods to connect the bias voltage: polysilicon resistor, punch through bias, FOXFET bias.

## **2.2 Microstrip Detector** Polysilicon bias resistor

![](_page_24_Picture_1.jpeg)

- ★ Deposition of polycristalline silicon between p<sup>+</sup> implants and a common bias line.
- ★ Sheet resistance of up to  $R_s \approx 250 \text{ k}\Omega/\Box$ . Depending on width and length a resistor of up to  $R \approx 20 \text{ M}\Omega$  is achieved ( $R = R_s \cdot length/width$ ).
- $\star$  To achieve high resistor values winding poly structures are deposited.

![](_page_24_Figure_5.jpeg)

![](_page_24_Picture_6.jpeg)

Cut through an AC coupled strip detector with integrated poly resistors:

# 2.2 Electrical Field Configuration of a Strip Sensor

![](_page_25_Picture_1.jpeg)

![](_page_25_Figure_2.jpeg)

# 2.2. Electrical Field across a Strip

![](_page_26_Picture_1.jpeg)

![](_page_26_Figure_2.jpeg)

![](_page_27_Figure_0.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1 ns

![](_page_28_Picture_1.jpeg)

![](_page_28_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1,1 ns

![](_page_29_Picture_1.jpeg)

![](_page_29_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1,2 ns

![](_page_30_Picture_1.jpeg)

![](_page_30_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1,3 ns

![](_page_31_Picture_1.jpeg)

![](_page_31_Figure_2.jpeg)

# **2.2. Simulated Current Density** Ionizing particle with 45° angle t=1,4 ns

![](_page_32_Picture_1.jpeg)

![](_page_32_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1,5 ns

![](_page_33_Picture_1.jpeg)

![](_page_33_Figure_2.jpeg)

# **2.2. Simulated Current Density** Ionizing particle with 45° angle t=1,6 ns

![](_page_34_Picture_1.jpeg)

![](_page_34_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1,7 ns

![](_page_35_Picture_1.jpeg)

![](_page_35_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1,8 ns

![](_page_36_Picture_1.jpeg)

![](_page_36_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=1,9 ns

![](_page_37_Picture_1.jpeg)

![](_page_37_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=2 ns

![](_page_38_Picture_1.jpeg)

![](_page_38_Figure_2.jpeg)

## 2.2. Simulated Current Density Ionizing particle with 45° angle t=3 ns

![](_page_39_Picture_1.jpeg)

![](_page_39_Figure_2.jpeg)

M. Krammer, F. Hartmann EDIT 2011

## **2.2. Simulated Current Density** Ionizing particle with 45° angle t=4 ns

![](_page_40_Picture_1.jpeg)

![](_page_40_Figure_2.jpeg)

40

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=5 ns

![](_page_41_Picture_1.jpeg)

![](_page_41_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=6 ns

![](_page_42_Picture_1.jpeg)

![](_page_42_Figure_2.jpeg)

# 2.2. Simulated Current Density Ionizing particle with 45° angle t=7 ns

![](_page_43_Picture_1.jpeg)

![](_page_43_Figure_2.jpeg)

# 2.2. Hole Charge Collection (strip & time resolved)

![](_page_44_Picture_1.jpeg)

![](_page_44_Figure_2.jpeg)

M. Krammer, F. Hartmann EDIT 2011

# 2.2 Strip Sensor to Module

![](_page_45_Picture_1.jpeg)

![](_page_45_Figure_2.jpeg)

M. Krammer, F. Hartmann EDIT 2011

# **2.3 Strip vs. Pixel Detectors**

![](_page_46_Picture_1.jpeg)

★ A strip detector measures 1 coordinate only. Two orthogonal arranged strip detectors could give a 2 dimensional position of a particle track. However, if more than one particle hits the strip detector the measured position is no longer unambiguous. "Ghost"-hits appear!

True hits and ghost hits in two crossed strip detectors in case of two particles traversing the detector:

![](_page_46_Figure_4.jpeg)

★ Pixel detectors produce unambiguous hits!

Measured hits in a pixel detector in case of two particles traversing the detector:

![](_page_46_Figure_7.jpeg)

## 2.3 Hybrid Pixel Detectors Principle

![](_page_47_Picture_1.jpeg)

"Flip-Chip" pixel detector: On top the Si detector, below the readout chip, bump bonds make the electrical connection for each pixel.

![](_page_47_Figure_3.jpeg)

S.L. Shapiro et al., *Si PIN Diode Array Hybrids for Charged Particle Detection*, Nucl. Instr. Meth. A **275**, 580 (1989)

Detail of bump bond connection. Bottom is the detector, on top the readout chip:

![](_page_47_Figure_6.jpeg)

Drawback of hybrid pixel detectors: Large number of readout channels

→ Large number of electrical connections and large power consumption.

## 2.3 Hybrid Pixel Detectors Bump bonding process

![](_page_48_Picture_1.jpeg)

Electron microscope pictures before and after the reflow production step. In bump, The distance between bumps is 100  $\mu$ m, the deposited indium is 50  $\mu$ m wide while the reflowed bump is only 20  $\mu$ m wide.

![](_page_48_Picture_3.jpeg)

C. Broennimann, F. Glaus, J. Gobrecht, S. Heising, M. Horisberger, R. Horisberger, H. Kästli, J. Lehmann, T. Rohe, and S. Streuli, *Development of an Indium bump bond process for silicon pixel detectors at PSI, Nucl. Inst. Met. Phys, Res. A565(1) (2006) 303–308 82* 

#### M. Krammer, F. Hartmann EDIT 2011

![](_page_49_Figure_0.jpeg)

# 3 Performance

M. Krammer, F. Hartmann EDIT 2011

**Silicon Detectors** 

49

# 3.1 Signal to Noise Ratio

![](_page_50_Figure_1.jpeg)

- ★ The signal generated in a silicon detector depends essentially only on the thickness of the depletion zone and on the dE/dx of the particle.
- ★ The noise in a silicon detector system depends on various parameters: geometry of the detector, the biasing scheme, the readout electronics, etc.

Noise is typically given as "equivalent noise charge" ENC. This is the noise at the input of the amplifier in elementary charges.

### **3.1 Signal to Noise Ratio Noise contributions**

![](_page_51_Figure_1.jpeg)

1. Leakage current (ENC<sub>1</sub>)

 $\mathsf{ENC}_{\mathsf{I}} = \frac{e}{2} \sqrt{\frac{It_p}{2}}$ 

2. Detector capacity  $(ENC_{c})$ 

 $ENC_{C} = a + b \cdot C$ 

3. Det. parallel resistor ( $ENC_{Rp}$ )

$$\mathsf{ENC}_{\mathsf{Rp}} = \frac{e}{e} \sqrt{\frac{kTt_p}{2R_p}}$$

4. Det. series resistor ( $ENC_{Bs}$ )

$$\text{ENC}_{\text{Rs}} \approx 0.395 C_{\sqrt{\frac{R_s}{t_p}}}$$

![](_page_51_Figure_10.jpeg)

Alternate circuit diagram of a silicon detector.

- $\begin{array}{lll} e & \dots & \text{Euler number (2.718...)} & t_p \dots \text{Integration time in } \mu \text{s} \\ e & \dots & \text{Electron charge} & R_{Rs} \dots \text{Series resistor in } \Omega \\ \mathcal{C} & \dots & \text{Detector capacity in pF} & R_{Rp} \dots \text{Parallel resistor in } \Omega \end{array}$

The overall noise is the quadratic sum:

$$ENC = \sqrt{ENC_{C}^{2} + ENC_{I}^{2} + ENC_{Rp}^{2} + ENC_{Rs}^{2}}$$

Typical values for SNR are 15 to 40.

M. Krammer, F. Hartmann EDIT 2011

## **3.2 Position Resolution** Introduction

![](_page_52_Figure_1.jpeg)

The position resolution – the main parameter of a position detector – depends on various factors, some due to physics constraints and some due to the design of the system (external parameters).

★ Physics processes:

- Statistical fluctuations of the energy loss
- Diffusion of charge carriers
- ★ External parameter:
  - Binary readout (thresh hold counter) or read out of analogue signal value
  - Distance between strips (strip pitch)
  - Signal to noise ratio

### **3.2 Position Resolution** Drift and Diffusion

![](_page_53_Figure_1.jpeg)

- ★ After the ionizing particle has passed the detector the e<sup>+</sup>h<sup>-</sup> pairs are close to the original track.
- ★ While the cloud of e<sup>+</sup> and h<sup>-</sup> drift to the electrodes, diffusion widens the charge carrier distribution. After the drift time *t* the width (rms) of the distribution is given as:

$$\sigma_D = \sqrt{2Dt}$$

 $\sigma_D$  ... width "root-mean-square" of the charge carrier distribution t ... drift time D ... diffusion coefficient

Drift and diffusion acts on charge carriers:

![](_page_53_Figure_7.jpeg)

# **3.2 Position Resolution**

Threshold readout versus analogue readout

![](_page_54_Figure_2.jpeg)

★ Threshold readout (one strip signal):

 $\rightarrow$  position:

→ resolution:

$$\sigma_x \approx \frac{p}{\sqrt{12}}$$

x = strip position

- *p* ... distance between strips (readout pitch)
- *x* ... position of particle track
- ★ Analogue readout with interpolation (signal on two strips):

→ Position (charge center of gravity):

$$x = x_1 + \frac{h_1}{h_1 + h_2} (x_2 - x_1) = \frac{h_1 x_1 + h_2 x_2}{h_1 + h_2}$$

 $\rightarrow$  resolution:

![](_page_54_Picture_13.jpeg)

 $x_1, x_2 \dots$  position of 1<sup>st</sup> and 2<sup>nd</sup> strip  $h_1, h_2 \dots$  signal on 1<sup>st</sup> and 2<sup>nd</sup> strip *SNR* ... signal to noise ratio

A position resolution of a few  $\mu$ m is achievable with analogue readout !

![](_page_55_Picture_0.jpeg)

# 4 Detector Systems

M. Krammer, F. Hartmann EDIT 2011

## **4.1 First Silicon Strip Detector in HEP** The NA11 silicon detector 1983

![](_page_56_Picture_1.jpeg)

#### Experiments NA11/NA32 at CERN

Goal: Measure lifetime and mass of the charm mesons D<sup>0</sup>, D<sup>-</sup>, D<sup>+</sup>, D<sup>+</sup><sub>s</sub>, D<sup>-</sup><sub>s</sub>

![](_page_56_Picture_4.jpeg)

Surface 24 cm<sup>2</sup> (2" wafer) 1200 strip, 20  $\mu$ m pitch Ever 3<sup>rd</sup>/6<sup>th</sup> strip connected. Precision 4,5  $\mu$ m !

8 silicon detectors (2 in front, 6 behind the Target)

Ratio detector surface to nearby electronics surface 1:300 !

# **4.2 Towards Complex Detectors**

#### **Progress in electronics integration**

![](_page_57_Picture_2.jpeg)

- ★ Development of costume designed VLSI chips with up to 128 readout channels. Chips containing preamplifier, shaper, pipeline, multiplexer, etc.
- $\star$  Connection to the strips on the sensors using thin pitch wire bonding

![](_page_57_Picture_5.jpeg)

Detail from the DELPHI Vertex detector

M. Krammer, F. Hartmann EDIT 2011

![](_page_58_Picture_0.jpeg)

![](_page_58_Picture_1.jpeg)

25 years and many developments later:

# Silicon Trackers in the LHC Experiments

M. Krammer, F. Hartmann EDIT 2011

![](_page_59_Picture_0.jpeg)

## 4.3 ATLAS The ATLAS Inner Tracker

![](_page_60_Picture_1.jpeg)

Silicon Pixels, Silicon Strips, and a Transition Radiation Tracker.

![](_page_60_Figure_3.jpeg)

End-cap disk layers

#### M. Krammer, F. Hartmann EDIT 2011

## 4.3 CMS The CMS Full Silicon Tracker

![](_page_61_Picture_1.jpeg)

The largest Silicon Device, 200 m<sup>2</sup>, >70 million channels

![](_page_61_Picture_3.jpeg)

M. Krammer, F. Hartmann EDIT 2011

![](_page_62_Picture_0.jpeg)

## 4.3 LHCb

![](_page_63_Picture_1.jpeg)

![](_page_63_Figure_2.jpeg)

M. Krammer, F. Hartmann EDIT 2011

## **4.4 Some first results**

![](_page_64_Picture_1.jpeg)

![](_page_64_Picture_2.jpeg)

![](_page_64_Picture_3.jpeg)

![](_page_64_Figure_4.jpeg)

![](_page_64_Figure_5.jpeg)

![](_page_64_Figure_6.jpeg)

#### M. Krammer, F. Hartmann EDIT 2011

CMS Experiment at the LHC, CE Mon 2010-Nov-08 11:34:57 C Run 150431 Event 671 C.O.M. Energy 72 1

![](_page_65_Picture_1.jpeg)

![](_page_65_Picture_2.jpeg)

![](_page_66_Picture_0.jpeg)

# THE END

# of this lecture, but not the end of silicon sensor developments for experiments in high energy physics.

### technique moves a liquid zone

Wafer production

detectors:

•

•

٠

through the mater

ingot production is used

Result: single-crystal ingot

Chip industry: Czochralski process

Therefore, float-zone technique for

**Manufacturing Si Detectors** 

Lattice orientation <111> or <100>

Properties of Si bulk required for

Diameter: 4 or 6 inches

Resistivity 1–10 kΩcm

![](_page_67_Figure_6.jpeg)

![](_page_67_Figure_7.jpeg)

# **Manufacturing Si Detectors**

#### Planar process - 1

![](_page_68_Figure_2.jpeg)

- 1. Starting Point: single-crystal n-doped wafer ( $N_D \approx 1-5 \cdot 10^{12} \text{ cm}^{-3}$ )
- Surface passivation by SiO<sub>2</sub>-layer (approx. 200 nm thick). E.g. growing by (dry) thermal oxidation at 1030 °C.
- 3. Window opening using **photolithography technique** with etching, e.g. for strips
- 4. Doping using either
  - Thermal diffusion (furnace)
  - Ion implantation
    - p<sup>+</sup>-strip: Boron, 15 keV,  $N_A \approx 5 \cdot 10^{16} \text{ cm}^{-2}$
    - Ohmic backplane: Arsenic, 30 keV,  $N_D \approx 5 \cdot 10^{15} \text{ cm}^{-2}$

![](_page_68_Figure_11.jpeg)

### **Manufacturing Si Detectors** Planar process - 2

![](_page_69_Figure_1.jpeg)

- After ion implantation: Curing of damage via thermal annealing at approx. 600°C, (activation of dopant atoms by incorporation into silicon lattice)
- 6. Metallization of front side: sputtering or CVD
- 7. Removing of excess metal by photolitography: etching of non -covered areas
- 8. Full-area metallization of backplane with annealing at approx. 450°C for better adherence between metal and silicon

Last step: wafer dicing (cutting)

![](_page_69_Figure_7.jpeg)

![](_page_69_Figure_8.jpeg)

![](_page_69_Picture_9.jpeg)

![](_page_69_Figure_10.jpeg)

![](_page_70_Picture_0.jpeg)