


The MONOLITH project: towards picosecond timing with monolithic silicon

Giuseppe Iacobucci — Université de Genève



UNIVERSITÉ
DE GENÈVE



Swiss National
Science Foundation




European Research Council
Established by the European Commission



The MONOLITH ERC Project




- Funded by the H2020 ERC Advanced grant 884447^[1],
July 2020 - June 2025
- Monolithic silicon sensor able to:
 - ▶ precisely measure 3D spatial position
 - ▶ provide picosecond-level time resolution
- Four working packages:
 1. Optimisation of **sensor geometry for timing**
 2. Optimisation of **gain layer, radiation hardness**
 3. Fast and low-noise **SiGe BiCMOS electronics**
 4. Novel sensor concept:
the Picosecond Avalanche Detector (**PicoAD**)



[1] MONOLITH H2020 ERC Advanced Project Web Page - <https://www.unige.ch/dpnc/en/groups/giuseppe-iacobucci/research/monolith-erc-advanced-project/>

The **MONOLITH** Project

Our recipe for
picosecond timing
with silicon:





The UniGe Silicon Team



European Research Council
Established by the European Commission



Giuseppe Iacobucci
• project P.I.
• System design



Lorenzo Paolozzi
• Sensor design
• Analog electronics




Didier Ferrere
• System integration
• Laboratory tests



Sergio Gonzalez-Sevilla
• System integration
• Laboratory tests



Thanushan Kugathasan
• Lead chip design
• Digital electronics



Roberto Cardella
• Sensor design
• Laboratory tests



Yannick Favre
• Board design
• RO system




Stéphane Débieux
• Board design
• RO system



Stefano Zambito
• Laboratory tests
• Data analysis




Mateus Vicente
• System integration
• Laboratory tests



Jordi Sabater Iglesias
• Detector simulation
• Laboratory tests




Chiara Magliocca
• Laboratory tests
• Data analysis



Matteo Milanesio
• Laboratory tests
• Data analysis




Théo Moretti
• Laboratory tests
• Data analysis




Antonio Picardi
• Chip design
• Firmware




Jihad Saidi
• Laboratory tests
• Data analysis



Rafaella Kotitsa
• Sensor simulation
• Data analysis



Luca Iodice
• Chip design
• Firmware



Carlo Alberto Fenoglio
• Chip design
• Firmware



Andrea Pizarro Medina
• Data analysis
• Laboratory tests


Main research partners:




Roberto Cardarelli
INFN Rome2 & UNIGE



Holger Rücker
IHP Mikroelektronik



Marzio Nessi
CERN & UNIGE



Matteo Elviretti
IHP Mikroelektronik

Funded by:



**Swiss National
Science Foundation**



Sinergia




European Research Council
Established by the European Commission



UNITEC





Leading-edge **IHP SG13G2** technology, **130 nm** process featuring **SiGe HBT**


SiGe HBT = BJT with Germanium as base material.

Grading of Ge doping in base:

- charge-transport in base via **drift**
 - reduced charge-transit-time in base
 - **high current gain β**
- **High doping in base is possible:**
 - thinner base
 - **reduced base resistance R_b**


$$ENC_{series\ noise} \propto \sqrt{k_1 \frac{C_{tot}^2}{\beta} + k_2 R_b C_{tot}^2}$$

Peak transition frequency vs. technology node



A. Mai and M. Kaynak,
SiGe-BiCMOS based technology platforms for mm-wave and radar applications.
DOI: [10.1109/MIKON.2016.7492062](https://doi.org/10.1109/MIKON.2016.7492062)

Intrinsic **amplifier jitter**:
common emitter (source) configuration
in a 130nm technology





L. Paolozzi et al.,
Time resolution and power consumption of a monolithic silicon pixel prototype in SiGe BiCMOS technology,
JINST 15 (2020) P11025, <https://doi.org/10.1088/1748-0221/15/11/P11025>



Monolithic SiGe BiCMOS for timing



Monolithic prototypes with SiGe BiCMOS (without internal gain layer)






All ASICs produced with IHP
SG13G2 technology



innovations
for high
performance
microelectronics
Leibniz-Institut für
innovative Mikroelektronik

New ASIC matrix (“prototype2”) produced in 2022 →

- Same matrix configuration as previous, but
 - ▶ **Substrate:** $50\Omega\text{cm} \rightarrow 350\Omega\text{cm}$ epilayer, $50\mu\text{m}$ thick on low-res ($1\Omega\text{cm}$) substrate
 - smaller pixel capacitance
 - depletion $23\mu\text{m} \rightarrow 50\mu\text{m}$
 - much larger voltage plateau
 - can operate sensor with V_{drift} saturated everywhere
 - ▶ **Preamp and driver** voltage decoupled:
 - was limiting optimal amplifier operation
 - cross-talk removed
 - ▶ **Optimised FE layout, differential output, high-frequency cables:**
 - better rise time ($600\text{ps} \rightarrow 300\text{ps}$)






2022 prototype2 — no gain layer




55Fe measurements in cleanroom:



ENC ≈ 100 e⁻




Risetime (20%–80%) ≈ 350 ps



Test Beam: Experimental Setup

Mid October SPS testbeam with 120 GeV/c π to measure **efficiency** and **time resolution**




UNIGE FE-I4 telescope to provide spatial information ($\sigma_{x,y} \approx 10 \mu\text{m}$)

Two MCPs ($\sigma_t \approx 5 \text{ ps}$) to provide the timing reference


Lots of data taken: results in **JINST 18 (2023) P03047**



2022 prototype2 — no gain layer




Voltage noise of the differential signal:
 $\sigma_V \approx 1 \text{ mV}$




Amplitude distribution of differential signal:
Landau with most probable value $\approx 50 \text{ mV}$



2022 prototype2 — no gain layer




Efficiency at the external edges affected by the telescope resolution of 10 μm



Full efficiency (yellow is 99.8%) in the two triangles unaffected by telescope resolution



2022 prototype2 — no gain layer



Large efficiency plateau at $\approx 99.8\%$,
that allows operation at very low noise-hit rate




2022 prototype2 — no gain layer




8 working points (HV, power consumption) taken at the testbeam:

MONOLITH prototype (2022) - no gain layer





MONOLITH prototype (2022) - no gain layer








2022 prototype2 — no gain layer



Efficiency $\approx 99.8\%$ even in the **inter-pixel region**, for all working points



2022 prototype2 — no gain layer



- Simultaneous fit to extract time resolutions of the DUT, MCP0, MCP1:


Fit results: MCP0 $\sigma_T = (3.6 \pm 1.5) \text{ ps}$
MCP1 $\sigma_T = (5.0 \pm 1.1) \text{ ps}$

$$\sigma_T = (20.7 \pm 0.3) \text{ ps}$$

non-Gaussian tails $\approx 3\%$



2022 prototype2 — no gain layer




Plateau of 100V with
time resolution of
 $\approx 20 \text{ ps}$
obtained with
simple analysis and
simple signal processing.

Time resolution measurements

Remark :

20.7 ps with very simple analysis:


- **Linear interpolation** of oscilloscope samplings (25ps)
- Time Of Arrival (ToA): time at $V_{\text{threshold}} = 7\sigma_V$
- Δ_{ToA} distributions are **time-walk corrected**



More complex analysis (spline interpolation, filtering, ...) reaches **17.7 ps**



2022 prototype2 — no gain layer




DUT operated at HV = 200 V and $V_{th} = 7\sigma_V$		
$P_{density}$ [W/cm ²]	Amplitude MPV [mV]	Time Resolution [ps]
2.7	48.6 ± 0.5	20.7 ± 0.3
0.9	35.8 ± 0.5	23.8 ± 0.3
0.36	22.6 ± 0.4	30.1 ± 0.4
0.13	14.2 ± 0.3	47.2 ± 0.7
0.04	16.2 ± 0.3	77.1 ± 0.9

20 ps at 2.7 W/cm²
50 ps at 100 mW/cm²

without gain layer



2022 prototype2 — no gain layer




For $\text{HV} \geq 160\text{V}$, time resolution ranges from $\approx 19 \text{ ps}$ at the center to $\approx 23 \text{ ps}$ at the edge of the pixel

Still something to improve with the weighting field far from pixel center.

For $\text{HV} = 120 \text{ V}$: $\approx 3 \text{ ps}$ worse.


Laser measurements

with the 2022 prototype2 without gain





2022 prototype2 — no gain layer

Preliminary measurement with a **laser** with a jitter of **100 fs**
(repetition frequency = **80 MHz**)




Laser Measurement

Many thanks to
L. Bonacina's lab of GAP UNIGE




Time coincidence between two of our samples:
→ “**Reference**” receiving always large laser pulse producing 17k electrons ($\sigma_t = 2.5 \text{ ps}$)
→ “**DUT**” receiving variable laser power, to study the performance vs. amplitude

Laser Measurement (preliminary)



Our prototype “Reference”:
Time resolution = 2.5 ps
with 17k e⁻ (5–6 mips)






2022 prototype2 — no gain layer




European Research Council
Established by the European Commission




Laser Measurement

Laser Measurement (preliminary)

MONOLITH prototype (2022) - no gain layer






Radiation hardness studies

with the 2022 prototype2 without gain

Radiation hardness of SiGe HBTs

Radiation tolerance studies started in collaboration with **KEK** and **IHP** colleagues.
8 samples of prototype2 ASIC were irradiated in Japan up to $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$.





Radiation hardness of SiGe HBTs



Radiation tolerance studies started in collaboration with KEK and IHP colleagues.
8 samples of prototype2 ASIC were irradiated in Japan up to $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$.

Boards with damaged voltage regulators: bypassed with wire bonds

Not configurable – not used

Same chip as CERN testbeam
(results published in [JINST 18 \(2023\) P03047](#))



Board Name	Fluence [1 MeV $\text{n}_{\text{eq}}/\text{cm}^2$]
M23	$2 \cdot 10^{13}$
M22	$9 \cdot 10^{13}$
M21	$6 \cdot 10^{14}$
M19	$6 \cdot 10^{14}$
M18	$3 \cdot 10^{15}$
M17	$3 \cdot 10^{15}$
M16	$1 \cdot 10^{16}$
M15	$1 \cdot 10^{16}$
M06	not irradiated – for comparison



Radiation hardness of SiGe HBTs








Very good news:
even after 10^{16} n_{eq}/cm^2 the ASICs work !!!





Radiation hardness of SiGe HBTs




Characterisation with ${}^{90}\text{Sr}$ source
of boards irradiated
up to $10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$

Average of the 4 analog pixels
(HV = 200 V, T = -35° , 0.9 W/cm²)




Radiation hardness of SiGe HBTs



Excellent news from radiation tolerance studies:

The time jitter with ${}^{90}\text{Sr}$ increases
from 22ps (unirradiated)
to 50ps (at $10^{16} n_{\text{eq}}/\text{cm}^2$)
at **HV = 200V** and **0.9 W/cm²**

Radiation hardness of SiGe HBTs




At 0.9 W/cm² the time jitter with ⁹⁰Sr at $\Phi = 10^{16}$ n_{eq}/cm² decreases **from ~50ps** at HV = 200 V **to ~40ps** at HV = 325 V

Working point for sensor and electronics still being optimised.


This summer:

- ▶ Efficiency & time resolution with mips at CERN testbeam
- ▶ Study also large digital matrices

Radiation hardness of SiGe HBTs



S. Díez et al, IEEE Nuclear Science Symposium & Medical Imaging Conference, Knoxville, TN, 2010, pp. 587-593, doi: 10.1109/NSSMIC.2010.5873828.




From: J.D. Cressler, IEEE transactions on nuclear science, vol. 60, n. 3 (2013)



Monolithic SiGe BiCMOS for timing



Monolithic prototypes with SiGe BiCMOS (without internal gain layer)




Next step of our R&D
without internal gain layer



Third MONOLITH prototype: 50 μ m pitch

- New prototype: pixels with **50 μ m pitch**
 - ▶ smaller capacitance
- **improved FE electronics**
 - ▶ same timing performance with **4-times less power**
 - ▶ 3 different configurations:
 - analog output with FE in pixel
 - analog output with FE off pixel
 - discriminated output with FE and discriminator in pixel
 - ▶ **reduced inter-pixel distance** from 10 μ m to 6 μ m to maintain time resolution at pixel edges

May 2023



The **MONOLITH** Project




Production of
PicoAD sensors




Monolithic SiGe BiCMOS for timing



Monolithic prototypes with SiGe BiCMOS (without internal gain layer)



In 2022 : proof-of-concept
monolithic prototype
with internal gain layer
(using 2020 masks)



PicoAD
special wafers produced
internally by IHP
(not optimised yet)


PicoAD:

Multi-Junction Picosecond-Avalanche Detector[©]

with continuous and deep gain layer:


- De-correlation from implant size/geometry
→ **high pixel granularity and full fill factor**
(high spatial resolution and efficiency)
- Only small fraction of charge gets amplified
→ **reduced charge-collection noise**
(enhance timing resolution)

© G. Iacobucci, L. Paolozzi and P. Valerio. Multi-junction pico-avalanche detector;
European Patent EP3654376A1, US Patent US2021280734A1, Nov 2018




Dimensions of the proof-of-concept prototype (not optimised for timing)


Wafer-production procedure:




Step 1




Step 2




Step 3



Step 4



Step 5



Step 6



Gain Measurement with ^{55}Fe source




X-rays from ^{55}Fe radioactive source:

- ▶ mainly $\sim 5.9 \text{ keV}$ photons
- ▶ point-like charge deposition



Characteristic double-peak spectrum

- ▶ photon absorbed in **drift region**
 - ▶ **holes** drift through gain layer & multiplied
 - ▶ **first peak** in the spectrum
- ▶ photon absorbed in **absorption region**
 - ▶ **electrons** through gain layer & multiplied
 - ▶ **second peak** in the spectrum





Gain Measurement with ^{55}Fe source




A **gain up to ≈ 20 for ^{55}Fe X-rays** obtained at HV = 120 V and T = -20°C

We estimated that ^{55}Fe gain of ≈ 23 corresponds to **gain 60–70 for a MIP**

Test Beam: Experimental Setup

CERN SPS Testbeam with 180 GeV/c pions to measure **efficiency** and **time resolution**



UNIGE FE-I4 telescope to provide spatial information ($\sigma_{x,y} \approx 10 \mu\text{m}$)


Two LGADs ($\sigma_t \approx 35 \text{ ps}$) to provide the timing reference (and **two SPADs** with $\sigma_t \approx 20 \text{ ps}$)





Testbeam results: Detection Efficiency



99.9% for all power consumptions



Drops to 99% for HV=105 V








Testbeam results: Time Resolution



**Best performance: (17.3 ± 0.4) ps
for HV=125 V and Power = 2.7 W/cm^2**



Timing resolution of **30 ps** even
at power consumption of **0.4 W/cm²**







Testbeam results: dependence on position




Signal MPV amplitude



Efficiency



Time resolution ^{PicoAD}



13 ps at the pixel center
25 ps at the pixel edge


PicoAD proof-of-concept: factor of two better time resolution than ASIC without gain



Monolithic SiGe BiCMOS for timing



Monolithic prototypes with SiGe BiCMOS (without internal gain layer)



Monolithic prototypes
with internal gain layer:

PicoAD version
(proof-of-concept)
17 ps

PicoAD version
in production
(back: **Sept. 2023**)

PicoAD version
expected in
Early 2024





MONOLITH sub-picosecond TDC



We are developing a sub-picosecond TDC based on a novel design (our patent[©] & more):

© R. Cardarelli, L. Paolozzi, P. Valerio and G. Iacobucci, European Patent Application / Filing - UGKP-P-001-EP, Europe Patent EP 18181123.3. 2 July 2018.



It was integrated in MONOLITH 2022 prototype2 ASIC



Summary & Outlook



The **PicoAD[©]** sensor **works**. Testbeam of the monolithic **proof-of-concept** ASIC provided:

- ▶ **Efficiency = 99.9 %** including inter-pixel regions
- ▶ **Time resolution $\sigma_t = (17.3 \pm 0.4) \text{ ps}$** : **13 ps** at center and **25 ps** at pixel edge
(although sensor not yet optimized for timing)

Testbeam of second prototype ASIC, without gain layer, provided:

- ▶ **Efficiency = 99.8%** and **$\sigma_t = (20.7 \pm 0.3) \text{ ps}$**
- ▶ Laser measurement: down to 2.5 ps. Contributions from **Landau noise** studied
- ▶ Irradiation with protons (together with KEK) shows **radiation $20 \rightarrow 40 \text{ ps}$ for $\Phi = 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$**
- ▶ **PicoAD** sensor based on this prototype to be delivered in **September 2023**, optimised for timing with TCAD to **achieve $\approx 10 \text{ ps}$** (thicker drift layer; improved inter-pixel region)
- ▶ **Low power picosecond TDC** development for fully monolithic chip ongoing

Deliverable of MONOLITH ERC project:

- ▶ Full-reticle monolithic ASIC in **Summer 2025** with 50 μm pitch and sub-10ps timing