The monolithic ASIC for the high precision preshower detector of the FASER experiment at the LHC

Rafaella Eleni Kotitsa on behalf of FASER preshower collaboration rafaella.eleni.kotitsa@cern.ch CERN - UniGe











22-23 May 2023 DESY, Hamburg, Germany

Outline

- The FASER Experiment
- The New Preshower Detector
- The detector ASIC
- The final detector ASIC in Allpix Squared
- Updates on last year's work Calibration modules
- Updated geometry in Allpix Squared
- Background studies
- New neutrino module
- New serialization module
- Reconstruction
- Summary



FASER experiment assembly in Prévessin

The FASER experiment at the LHC

- First operation Run 3!
- Location: 480 m from the ATLAS Experiment
- Designed to search for long-lived particles (LLP) produced at the LHC
- LLPs pass through the LHC infrastructure/rock without interacting and will decay into visible Standard Model particles, detected in ForwArd Search ExpeRiment (FASER)
- Energy scale 100 GeV until few TeV





First phase of installation of FASER in the LHC tunnel



Picture taken from symmetry magazine. Artwork by Sandbox Studio, Chicago with Ana Kova.

The current preshower detector





Rafaella Eleni Kotitsa (rafaella.eleni.kotitsa@cern.ch) - CERN - 4th Allpix Squared User Workshop

4

The new preshower detector



Independent measurement of two very collimated photons

The goal of the new preshower detector

Our signal: 2 photons with 200 µm separation

- -> High granularity preshower
- Sample and reconstruct EM shower





- 6 Layers of silicon planes with tungsten layers in between
- Each silicon plane is divided by 12 modules
- Targeting data taking in 2024/25, during LHC run 3 and during HL-LHC







PLANE 3 E1= 1 TeV E2= 1 TeV d=500um



















65 um

- First large-area monolithic detector in SiGe BiCMOS
- Chip size of 2.2 x 1.5 cm2, with matrix of 208 x 128 pixels (26'624 total pixels)





- First large-area monolithic detector in SiGe BiCMOS
- Chip size of 2.2 x 1.5 cm2, with matrix of 208 x 128 pixels (26'624 total pixels)
- 13 Supercolumns (SC)





- First large-area monolithic detector in SiGe BiCMOS
- Chip size of 2.2 x 1.5 cm2, with matrix of 208 x 128 pixels (26'624 total pixels)
- 13 Supercolumns (SC)
- Each Supercolumn has 8 Superpixels (SP)



65 um

- First large-area monolithic detector in SiGe BiCMOS
- Chip size of 2.2 x 1.5 cm2, with matrix of 208 x 128 pixels (26'624 total pixels)
- 13 Supercolumns (SC)
- Each SC has 8 Superpixels (SP)
- Each SP has **16x16 pixels**
- 1 Digital Line in the middle of each SC



65 um

- First large-area monolithic detector in SiGe BiCMOS
- Chip size of 2.2 x 1.5 cm2, with matrix of 208 x 128 pixels (26'624 total pixels)
- 13 Supercolumns (SC)
- Each SC has 8 Superpixels (SP)
- Each SP has 16x16 pixels
- 1 **Digital Line** in the middle of each SC, in the middle (40 µm width), which is inactive
- Dead are in the **periphery**:
 - 720 µm on the readout side
 - 270 μm on the guard ring sides



The model detector configuration file



Calibration Module implementation in Allpix Squared



The Detector Effects Code

This year Calibration Curves of the final chip!

Test on board of the preproduction chip

- One year of full lab tests of the FASER preproduction chip
- Finalising design of the final chip
- Submission May 23

Allpix Squared the first choice when we wanted verifications and cross checking with our simulations

Charge distribution plots

Geometry in Allpix-Squared - Updates

Producing the geometry configuration file...

Background of the detector

Muons

Neutrinos

- Geant4 does not currently support neutrino interactions
- Import neutrino interactions from GENIE Software
- The output of GENIE has specific format
- Had to implement a new module with the help of Simon
- More information about GENIE: <u>https://arxiv.org/abs/1510.05494</u>

Data flow of the DepositionGenerator

- Initial neutrino momentums are produced by GENIE and loaded from a root file
- Identify the tungsten block dimensions & generate random positions inside them
- Place the neutrino event from the GENIE file in that position after conversion of the coordinates in the real
 preshower geometry
- Allow flexibility for different geometries and combination of tungstens
- Track all neutrino interactions for the starting position until it exists the detector
- Log information appropriately when serializing results on the output root file

Rafaella Eleni Kotitsa (rafaella.eleni.kotitsa@cern.ch) - CERN - 4th Allpix Squared User Workshop

Extract the tungsten & generate random positions inside them 03

Neutrino occupancy plots

Until now...

ROOT files for our analysis

- CalibrationTreeWriter & CalibrationFlatTreeWriter
- RootObjectWriter
- Need root file which has the format of the general reconstruction files of FASER
- A new serialization module "CalibrationFlatTreeWriter", needed to be done for the needs of the reconstruction
- Need of the addition of new parameters like "TerminatingVolume"

| <pre>[Calibration] reference_data = "data_big.data" bin_from = 700 bin_to = 1200 bin_size = 31.5 mean = 0 stddev = 1.6</pre> |
|--|
| <pre>[CalibrationTreeWriter] file_name = "Your_root_file"</pre> |
| <pre>[CalibrationFlatTreeWriter] file_name = "Your_flat_root_file"</pre> |

eventID // nHits ayer Ø× 1 1 indexX indexY OfC meas OfC 16 meas C OfCtot OfC I1 COTC 12 OfC 13

Reconstruction

Rafaella Eleni Kotitsa (rafaella.eleni.kotitsa@cern.ch) - CERN - 4th Allpix Squared User Workshop

m_a [GeV]

Summary & Next Steps

- 4 Modules for calibration studies: 1 computational module & 3 serialization modules
- 1 new module for the Background Studies
- Multiple Analysis files for different studies
 - Readout design
 - Background studies
 - Reconstruction
 - Calibrated charge
- Next Steps:
 - Space Charge effects
 - TCAD Simulation of the FASER sensor

Want to know more?

The new module and the analysis files: <u>https://gitlab.cern.ch/rkotitsa/allpix-squared/-/tree/calibration_genie_updated?ref_type=heads</u>

Why Allpix Squared?

- Fast implementation on the monolithic detectors
- Implementation of the hexagonal geometry
- Fast implementation of the geometry
- Well documented
- Extensible module architecture
- User support, adapting the framework to their needs

Important tool for the design of our detector and its calibration system

The people of FASER...

FASER Collaboration Members

Henso Abreu (Technion), John Anders (CERN), Claire Antel (Geneva), Akitaka Ariga (Chiba/Bern), Tomoko Ariga (Kyushu), Jeremy Atkinson (Bern), Florian Bernlochner (Bonn), Tobias Boeckh (Bonn), Jamie Boyd (CERN), Lydia Brenner (NIKHEF), Franck Cadoux (Geneva), Dave Casper (UC Irvine), Charlotte Cavanagh (Liverpool), Xin Chen (Tsinghua), Andrea Occaro (INFN), Sergey Dmitrivesky (JINR), Monica D'Onofrio (Liverpool), Yanick Favre (Geneva), Deion Fellers (Oregon), Jonathan Feng (UC Irvine), Carlo Alberto Fenoglio (Geneva), Didier Ferrere (Geneva), Stephen Gibson (Royal Holloway), Sergio Gonzalez-Sevilla (Geneva), Yuri Gornushkin (JINR), Yotam Granov (Technion), Carl Gwilliam (Liverpool), Tahiki Hayakawa (Chiba), Shih-Chieh Hsu (Washington), Zhen Hu (Tsinghua), Peppe Iacobucci (Geneva), Tomohiro Inada (Tsinghua), Sune Jakobsen (CERN), Hans Joos (CERN), Enrique Kajomovitz (Technion), Hiroaki Kawahara (Kyushu), Felix Kling (DESY), Daniela Köck (Oregon), Umut Kose (CERN), Rafaella Eleni Kotitsa (Geneva), Susanne Kuehn (CERN), Helena Lefebvre (Royal Holloway), Lorne Levinson (Weizmann), Ke Li (Washington), Jinfeng Liu (Tsinghua), Jack MacDonald (Mainz), Chiara Magliocca (Geneva), Fulvio Martinelli (Geneva), Josh McFayden (Sussex), Matteo Milanesio (Geneva), Dimitar Madenov (CERN), Theo Moretti (Geneva), Magdalena Munker (Geneva), Mitsuhiro Nakamura (Nagoya), Toshiyuki Nakano (Nagoya), Marzio Nessi (CERN), Friedemann Neuhaus (Mainz), Laurie Nevay (Royal Holloway), Ken Ohashi (Bern), Hidetoshi Otono (Kyushu), Lorenzo Paolozzi (Geneva), Hao Pang (Tsinghua), Brian Petersen (CERN), Francesco Pietropaolo (CERN), Markus Prim (Bonn), Michaela Queitsch-Maitland (Manchester), Filippo Resnati (CERN), Hiroki Rokujo (Nagoya), Kaiz Choliz (Mainz), Jayre Sabater-Iglesias (Geneva), Osamu Sato (Nagoya), Paola Scampoli (Bern), Kristof Schmieden (Mainz), Matthias Schott (Mainz), Anna Syrla (Geneva), Savannah Shively (UC Irvine), Yosuke Takubo (KEK), Noshin Tarannum (Geneva), Ondrej Theina Zamo Zambito (Greeva), Fric Torrece

85 members from 22 institutions and 9 countries

The development and construction of the W-Si pre-shower of the FASER experiment was funded by the Swiss National Science Foundation (SNSF) under the FLARE grant 20FL21-201474 at the University of Geneva. Additional financial contributions from KEK, Kyushu University, Mainz University, Tsinghua University and the Heising-Simons Foundation are also acknowledged.

Thank you for your attention...!

FASER installation in TI12 tunnel

Matrix calibration with test pulse

Monolithic ASIC: Sensor

- Monolithic ASIC in 130 nm SiGe BiCMOS technology from IHP microelectronics (design in collaboration between CERN, University of Geneva and KIT)
- The charge needs to be measured for each pixel: acts as an **imaging device**
- **High-resistivity** (220 Ω · cm) substrate, about 130 μ m thickness
- Hexagonal pixels integrated as triple wells, pixel capacitance of 80 fF

| Main specifications | | | |
|---------------------|--------------------------|--|--|
| Pixel Size | 65 μm side (hexagonal) | | |
| Pixel dynamic range | 0.5 ÷ 65 fC | | |
| Cluster size | O(1000) pixels | | |
| Readout time | < 200 μs | | |
| Power consuption | < 150 mW/cm ² | | |
| Time resolution | < 300 ps | | |

Monolithic ASIC architecture: Periphery and I/O

- The periphery interrogates the super-columns from left to right, and handles the chip I/O
- Two clock domains: 50 MHz (programming phase) and 200 MHz (readout phase)
- Super-column level frame-based solution for readout logic in the periphery
- Data are not stored in the chip, but they are sent out on the fly at 200 Mbit/s

Monolithic ASIC architecture: Super-pixel

- Data is stored on the capacitor in each pixel and **converted on the fly** with a flash ADC. 256-to-1 MUX
- The capacitor is charged with a constant current during the TOT
- The same ADC will poll all the pixels in a superpixel and convert them as needed

out

Monolithic ASIC architecture: Pixel

- Analog memory in pixel
- Low-power discriminator (inside the **pixel area**)
- Memory control circuit outside pixel
- Discriminator output activates the charging of the **MIM** capacitor

Rafaella Eleni Kotitsa (rafaella.eleni.kotitsa@cern.ch) - CERN - 4th Allpix Squared User Workshop

out[7]

Monolithic ASIC architecture: Super-columns

- All the logic is in the supercolumn!
 - Super-column logic: it masks the pixels, generates the test-pulses, drives the analog MUX, handles readout and communication with periphery
- Unusual aspect ratio digital line: **1.4 cm by 40 μm**

Test with Readout: testpulse calibration

Injected charge

One Event - Hitmap - Chip 405 -2 photons - 1 Tev each - 500 µm Distance - After the Detector Effects

Before the Detector Effects

22 20

18 16

14

12

μm

S

Motivations for the new preshower detector

Enables measurement:

- Axion-Like Particles (ALP) produced via aWW coupling.
- LLP with neutral pions in the final state.
- Neutrino background suppression.

Reinforces measurement:

- Dark photon and other LLPs decaying into charged fermions.
- LLP with charged and neutral pions in the final state.

Detector requirement: Discriminate photons with 200 µm separation to exploit the full potential of the experiment.