

HyperFPGA: an Experimental Testbed for Future Heterogeneous Cluster Architectures

#### Werner Florian Samayoa

ICTP, UNITS, INFN werner\_florian@live.com











The Abdus Salam International Centre for Theoretical Physics



### **Overview**

- Trip to memory lane, or what was before the HyperFPGA?
- How the HyperFPGA came to be?
- The hardware of the HyperFPGA
- The software of the HyperFPGA
- Queens problem, and how to use the HyperFPGA
- Future works
- Conclusions

#### A trip down memory lane

#### In 1985


In 1993



Construction         Construction<	11 64-bit VBus I/O			12 64-bit CBus I/O				B			
256K x 32         Xilinx 4010         Xilinx 4010         Xilinx 4010         Xilinx 4010         Xilinx 4010         Xilinx 4010         Xilinx 4010         Xilinx 4010         Xilinx 4010         Xilinx 256K x 32           256K x 32         Xilinx 4010         Xi					I/O Bu	ffers	350. Ab.				
256K x 32         Alling A				Clo	ck Distril	oution Bu	iffers				
256K x 32         Zilinx         Zilinx <thzinx< th=""> <thzinx< th="">         Zilinx<td colspan="2">256K x 32</td><td>Xilinx</td><td rowspan="2"></td><td rowspan="2">Xilinx 4010</td><td rowspan="2"></td><td rowspan="2"></td><td rowspan="2"></td><td colspan="2">256K x 32</td></thzinx<></thzinx<>	256K x 32		Xilinx		Xilinx 4010				256K x 32		
Zofk x 32         Xiinx Xiin	256K x 32		4010						256K x 32		
Zóck x 32         Link         Loube         Xilinx         Loube         Xilinx <thl< td=""><td colspan="2">256K x 32</td><td></td><td rowspan="2">Xilinx 4010</td><td rowspan="2"></td><td rowspan="2">Xilinx 4010</td><td rowspan="2">Xilinx 4010</td><td rowspan="2">Xilinx 4010</td><td colspan="2" rowspan="2">256K x 32 256K x 32</td></thl<>	256K x 32			Xilinx 4010		Xilinx 4010	Xilinx 4010	Xilinx 4010	256K x 32 256K x 32		
SRAM         Count         Count         SRA         Size         Size <t< td=""><td colspan="2">256K x 32</td><td>4010</td></t<>	256K x 32		4010								
Port SRAM         4010         4010         IQ160	Port	Xilinx 4010	I-Cube IQ160							16x8 Dua Port SRA	
Yuang Stark         Xilinx 4010         Loube IQ160         Xilinx 4010         Xilinx IQ160         Xilinx 4010         Xilinx IQ160         Xilinx IQ160	Port	Xilinx 4010	Xilinx 4010	I-Cube IQ160	Xilinx 4010			I-Cube IQ160	Xilinx 4010	16x8 Dual Port SRAM	
Dual SEAM         Xilinx 4010         I-Cube 4010         Xilinx IC166         I-Cube 10166         Xilinx IC166         I-Cube 4010         Xilinx IC166         Xilinx IC160	Port	Xilinx 4010		Xilinx 4010		Xilinx 4010	I-Cube IQ160	Xilinx 4010	Xilinx 4010	16x8 Dual Port SRAM	
SRAM         SR         S	Port	Xilinx 4010			Xilinx 4010				Xilinx 4010	16x8 Dual Port SRAM	
Dual Port         Xiinx 4010         I-Cube IQ160         Xiinx 4010         Xiinx 4010         SR.           SRAM         Incode         Xiinx         I-Cube IQ160         Xiinx         I-Cube IQ160         Xiinx         I-Cube IQ160         Xiinx         I-Cube IQ160         Xiinx         SR.	Dual Port			Xilinx 4010		Xilinx 4010		Xilinx 4010	Xilinx 4010	16x8 Dua Por SRA	
Port 4010 IQ160 4010 IQ160 4010 Q160 4010 SRAM	Dual Port			I-Cube IQ160				I-Cube IQ160		16x8 Dua Port SRA	
	Dual Port			Xilinx 4010	I-Cube IQ160				Xilinx 4010	16x8 Dua Port SRA	
Port     4010    4010    10160    4010    10160    4010    10160    4010    90						I-Cube IQ160	Xilinx 4010		Xilinx 4010	16x8 Dua Port SRAI	
	v	ME P1			VM	E P2			VME	P3	



# Cluster of FPGAs for manycore emulation




# Cluster of FPGAs for scientific computing



Janus

2006




Bluehive


2012




# Cluster of FPGAs in data centers



### Cluster of FPGAs as communication infrastructure



# Cluster of FPGAs for general purpose applications



### HyperFPGA design philosophy

#### HPC platform domains

#### Hardware

- Heterogeneous
  - FPGAs
  - CPUs
  - GPUs
- Experimental
  - Power monitoring
- Flexibility
  - Physical systems interface

#### Network


- Dual network
  - CPU network
  - FPGA dedicated network
- Experimental
  - Protocol independent
  - Physically independent
- Modularity
  - IF, Router, switch, etc.
- Flexibility
  - Topology


#### Software

- Open source
  - $\circ$  Administration
  - User interaction
- User diversity
  - Different levels of abs.
- Safe
  - OS abstraction
  - Memory protection
- Flexibility
  - Multiple parallel paradigms

## The hardware of the FFeCCa


• SoM and SoC-FPGA based






## The hardware of the HyperFPGA

- SoM and SoC-FPGA based
  - Open pinout
  - Heterogeneous
  - Simpler layout
  - Vendor independence
  - Validated approach (AMBER ECAL 2 FEE)
- Flexible
  - HP, HD and GTH signals for interconnection




## The software of the HyperFPGA

- XSA2Bit
  - Generate device tree overlay from an XSA and compile sources
- ComBlock
  - An abstraction layer between CPU and FPGA
- Linux Drivers
  - Secure access for read and write operations
- JupyterHub
  - Authentication, authorization, and accountability




## The boot sequence of the HyperFPGA




13


## The software of the HyperFPGA


- One to many approach, ideal for parallel implementations
- One to one approach, ideal education



### **Example app. N-Queens problem**








## **Future works**

- More problems!!!
  - Quantum computer emulator
  - High-level trigger
- FPGA dedicated network
  - Modular interface for GTH, HP, and HD
- Novel distributed computing paradigms exploring direct communication between FPGAs
- High-level synthesis solutions for FPGA clusters
- Design space exploration tools
  - Automatic segmentation of the architecture
  - Better estimate of the resources, power, and performance



## Conclusions

- Experimental HyperFPGA cluster was developed on the principles of openness, modularity, and scalability.
- Vendor interoperability with an open SoM form factor and pinout.
- A custom Linux OS was built to accommodate remote management requirements using JupyterHub.
- Using only JupyterLab notebooks and the predefined interconnection layer consisting of the ComBlock and Linux kernel driver an application was shown.
- Backtracking algorithm for the N-Queens problem, a speed-up of about 50 times when compared to a Zedboard implementation, was obtained showing the potential of the hardware and the efficiency of the development environment.

# 

**ICTP Mlab Gitlab** 

https://gitlab.com/ictp-mlab/n-queens https://gitlab.com/ictp-mlab/hyperfpga-hw https://gitlab.com/ictp-mlab/hyperfpga-linux



## Thank you!

Digital Object Identifier 10.1109/ACCESS.2023.3288431

#### **SURVEY**

#### A Survey on FPGA-Based Heterogeneous Clusters Architectures

WERNER FLORIAN SAMAYOA<sup>(D1,2</sup>, MARIA LIZ CRESPO<sup>(D1</sup>, ANDRES CICUTTIN<sup>(D1</sup>, AND SERGIO CARRATO<sup>(D2</sup>)

#### HyperFPGA: An Experimental Testbed for Heterogeneous Supercomputing

Werner Florian Samayoa, Maria Liz Crespo, Sergio Carrato, Agustin Silva, and 1 more

#### This is a preprint; it has not been peer reviewed by a journal.

https://doi.org/10.21203/rs.3.rs-3278560/v1 This work is licensed under a CC BY 4.0 License V

~