



SoC design platform

Risto Pejašinović

October 3, 2023

CERN

- Part of the EP-R&D WP5.2 SoC project
 - Radiation Tolerant SoC Ecosystem for HEP ASICs
 - Replace custom state machine ASICs with a CPU
 - Reconfigurable, reprogrammable FE ASICs
 - Reduce design and verification efforts
 - Tackle the complexity of SoC designs by:
 - Automatic generation of SoC components
 - Reusability of HW/SW components
 - Provide fully open source approach
- People Involved
 - Alessandro Caratelli
 - Anders Lauridsen
 - Anvesh Nookala
 - Kostas Kloukinas
 - Marco Andorno
 - Risto Pejašinić

The Complexity!




Figure 1: Tasks to build an SoC

SoCMake

SystemRDL and PeakRDL

Verification

Example SoC designs

Build Systems (software)

- Transform sources into binaries
- Track dependencies and file changes
- Parallel builds
- Reproducible builds
- Testing, packaging, deployment, CI





Figure 2: Typical SW build

Build Systems (hardware)

- Code transpilation/generation
- Simulation, Verification
- Synthesis, Implementation
- FPGA Emulation, deploying
- Documentation generation
- IP blocks packaging
- EDA tools abstraction layer



- Based on CMake, popular C++ build system
- Generates Makefiles/Ninja files
- Package manager/versioning with CPM.cmake
- Benefits comparing to other HW build systems
 - Native support for C/C++
 - SystemC/SystemC-UVM, Verilator support
 - Native support for cross-compilation
 - CMake is mature and documented
- EDA tools support




Figure 3: <https://socmake.docs.cern.ch>

SoCMake example tmrg (Triple Module Redundancy Generator)

```
cmake_minimum_required(VERSION 3.25)
project(tmrg_test NONE)

include("deps.cmake")

add_ip(chip
  VENDOR cern
  LIBRARY ip
  VERSION 0.0.1
)
ip_sources(chip VERILOG
  ${PROJECT_SOURCE_DIR}/comb03.v)

tmrg(chip REPLACE SED_WOR)
iverilog(chip)
```

Figure 4: Simple CMakeLists.txt

```
$ mkdir build && cd build/
$ cmake ../
-- Downloading CPM.cmake to ../build/cmake/CPM_0.38.1.cmake
-- CPM: Adding package SoCMake@ (newsocgen)
-- Configuring done
-- Generating done
-- Build files have been written to: ../build
```

Figure 5: Configuring CMake project

```
... all (the default if no target is provided)
... clean
... cern_ip__chip__0.0.1_iverilog
... cern_ip__chip__0.0.1_tmrg
... graphviz
... run_cern_ip__chip__0.0.1_iv
```

Figure 6: Listing possible targets with help and graphviz

```
$ make run_cern_ip__chip__0.0.1_iv
[ 50%] Running tmrg on cern_ip__chip__0.0.1
```

File '.../socmake/comb03.v' has 16 lines

```
Total number of files parsed: 1
Total number of lines parsed: 16
Total parse time: 0.092 s
```

Elaboration time : 0.004 s

File '.../socmake/build/tmrg/comb03TMR.v.new' has 59 lines

```
Total number of triplicated lines: 59
Triplication time : 0.029 s
```

```
[ 50%] Built target cern_ip__chip__0.0.1_tmrg
[100%] Running iverilog on cern_ip__chip__0.0.1
[100%] Built target cern_ip__chip__0.0.1_iverilog
Hello from comb03TMR
[100%] Built target run_cern_ip__chip__0.0.1_iv
```

Figure 7: Running simulation




Figure 8: Dependency graph

SoCMake composing IPs

```
cmake_minimum_required(VERSION 3.25)
project(example
  LANGUAGES NONE
  VERSION 0.0.1)

include("deps/deps.cmake")

add_ip(top)
ip_sources(top VERILOG
  ${PROJECT_SOURCE_DIR}/top.v)

add_ip(prim10)
ip_sources(prim10 VERILOG
  ${PROJECT_SOURCE_DIR}/prim10.v)

add_ip(prim11)
ip_sources(prim11 VERILOG
  ${PROJECT_SOURCE_DIR}/prim11.v)

add_ip(prim00)
ip_sources(prim00 VERILOG
  ${PROJECT_SOURCE_DIR}/prim00.v)

add_ip(prim01)
ip_sources(prim01 VERILOG
  ${PROJECT_SOURCE_DIR}/prim01.v)

ip_link(top prim10 prim11)
ip_link(prim10 prim00)
ip_link(prim11 prim00 prim01)
```

Figure 9: Composing RTL libraries




Figure 10: Resulting hierarchy

SoCMake

SystemRDL and PeakRDL

Verification

Example SoC designs

- Accellera open standard
- Describe register maps
- Generate design outputs
- Available commercial (Agnisys) and open-source (PeakRDL) toolchains




Figure 11: Possible output formats




Figure 12: SystemRDL components

SystemRDL compiler and PeakRDL toolchain

- Open-source SystemRDL Compiler
- Python based, ANTLR4 parser
- Easy to create python plugins
- Already available
 - PeakRDL-regblock
 - PeakRDL-html
 - PeakRDL-ixpact
 - PeakRDL-python
 - PeakRDL-uvvm
 - PeakRDL-pdf
 - And many more
- Developed internally
 - PeakRDL-halcpp
 - PeakRDL-socgen
 - PeakRDL-docusaurus
 - PeakRDL-opentitan
 - Linker script generator
 - PeakRDL-ipblockvg




Figure 13: SystemRDL compiler architecture

PeakRDL-regblock

- Generates CSR register file
- Equivalent of Xilinx create AXI IP slave wizard
- Write specification instead of RTL
- Supports multiple protocols
- Write only core logic manually
- Support SW/HW properties like
 - HW/SW read, write
 - rclr/rset, woclr/woset
 - swmod, swacc
 - counter, incr, overflow
 - intr, enable, mask
 - many more, refer to SystemRDL




Figure 14: Regblock architecture

- Generates HTML documentation
- Always up to date, no inconsistencies
- Docusaurus (Facebook) website
- Interactive regvalue calculator
- PDF, Markdown, HTML alternatives

SocMake-ibex Introduction SoC Hierarchy API References Blog

ibex_soc

- bootmem
- mem0
- mem1
- apb_subsystem
 - pllc
 - cfg0
 - cfg1
 - e[1]
 - ie[1][1]
 - id[1]
 - pr[8]
 - th[1]
- gpio
- timer
- i2c_master
- uart
- mtimer
- spi_master
 - data
 - csr**
 - htif
 - adc_sar
 - ibex_wrap

CSR register

Absolute Address: 0x8a006004
Base offset: 0x4
Size: 0x4

Description

Content

Bits	Identifier	Access	Reset	Decoded	Name
[31:12]	-	-	-	-	-
[11]	rx_hasdata_ie	rw	0x0	<input type="checkbox"/>	RX FIFO Hasdata Interr...
[10]	rx_full_ie	rw	0x0	<input type="checkbox"/>	RX FIFO FULL IE
[9]	tx_full_ie	rw	0x0	<input type="checkbox"/>	TX FIFO FULL IE
[8]	tx_full	rw	0x0	<input type="checkbox"/>	TX FIFO full
[7]	rx_full	rw	0x0	<input type="checkbox"/>	RX FIFO full
[6]	rx_hasdata	rw	0x0	<input type="checkbox"/>	RX FIFO has data
[5]	CPHA	rw	0x0	FIRST_EDGE	CPHA (Clock Phase)
[4]	CPOL	rw	0x0	LOW	CPOL clock polarity
[3:0]	psc	rw	0x0	d2	Prescaler

Encoded register value: 0x0 [Reset]

Description
Content
Field Descriptions
rx_hasdata_ie - RX FIFO Hasdata Interrupt Enable
rx_full_ie - RX FIFO FULL IE
tx_full_ie - TX FIFO FULL IE
tx_full - TX FIFO full
rx_full - RX FIFO full
rx_hasdata - RX FIFO has data
CPHA - CPHA (Clock Phase)
CPOL - CPOL clock polarity
psc - Prescaler

Figure 16: HTML documentation

- ibex_soc
 - bootmem
 - mem0
 - mem1
 - apb_subsystem
 - plic
 - cfg0
 - cfg1
 - el[1]
 - ie[1][1]
 - id[1]
 - pr[8]
 - th[1]
 - gpio
 - timer
 - i2c_master
 - uart
 - mtimer
 - spi_master
 - htif
 - adc_sar
 - ibex_wrap


Home > ibex_soc > apb_subsystem > plic

Platform-Level Interrupt Controller (PLIC)

Description
Signals
Registers

Absolute Address: 0x8a000000
Base offset: 0x0
Size: 0x38

Description



Platform Level Interrupt Controller compliant with Risc-V specs.

Core of the controller is taken from roallogic. Register map is generated with regblock.

Signals

Name	Width	Direction	Type	Description
clk	1	input	clk	Input clock
rstn	1	input	rst	Input reset, active low

- C++ 17 HAL (Hardware abstraction layer) driver generator
- Generated SoC hierarchy
- Enhance reuse and readability
 - Enum instead of magic numbers
 - Operator overloads
 - Compile time arrays
- Compile time static template class based
- No increase in binary size compared to C HAL
- Can be used for SystemC-UVM RAL




Figure 18: HAL driver architecture

```
int main(){
    IBEX_SOC soc;

    // Operator overloads
    soc.gpio.odr = 0xf;           // First
    uint32_t in_data = soc.gpio.idr; // Second

    // Enumerations and compile time concatenation
    soc.gpio.intcfg = (           // Third
        Const<28, 0>(),
        irq_edge::RISING_EDGE, irq_en::ENABLED,
        irq_edge::RISING_EDGE, irq_en::DISABLED
    );

    // Compile time array indexing
    soc.plic.pr.at<1>() = 5;      // Fourth
    return 0;
}
```

Figure 19: Operators, Enumerations and arrays

```
template<uint32_t BASE, typename PARENT_TYPE=void>
class APB_GPIO : public APB_GPIO_HAL<BASE, PARENT_TYPE> {
public:
    void write_pin(uint16_t pin, bool level) {
        if(level)
            this->BSRR = 1 << pin;
        else
            this->BSRR = 1 << pin << 16;
    }
    APB_GPIO() {}
};
```

Figure 20: Extending generated HAL class

```
// First 1*4 + 2*2 = 8 bytes
lui    a5,0x20001
li     a4,15
sw     a4,4(a5)
// Second 2 bytes
lw     a4,0(a5)

li     a0,0 // Return value for main
// Third, 2*2 = 4 bytes
li     a4,4
sw     a4,12(a5)
// Fourth, access to PLIC change address
// 1*4 + 2*2 = 8bytes
lui    a5,0x20000
li     a4,5
sw     a4,24(a5)

ret // return from main
```

Figure 21: Resulting RiscV assembly (GCC)

Memory region	Used Size	Region Size	%age Used
bootmem:	0 GB	1 KB	0.00%
mem0:	286 B	16 KB	1.75%
mem1:	2 B	4 KB	0.05%

Figure 22: Baseline memory usage

Memory region	Used Size	Region Size	%age Used
bootmem:	0 GB	1 KB	0.00%
mem0:	308 B	16 KB	1.88%
mem1:	2 B	4 KB	0.05%

Figure 23: Memory usage from the given example +22B 17/30

- Generate linker scripts for RiscV or other ISA
- Allow separate data, text, bss, boot, stack sections
- Introduce sections property for memory components in SystemRDL
- *linker_symbol* property to create PROVIDE() symbol for register address

```
mem #(
    .SECTIONS("boot|text"),
    .MEMENTRIES(256)
) bootmem @ 0x01100000;

mem_dp #(
    .SECTIONS("text"),
    .MEMENTRIES(4096),
) codemem @ 0x01200000;

mem #(
    .SECTIONS("data|bss|stack"),
    .MEMENTRIES(1024),
) datamem @ 0x01300000;
```

Figure 24: SystemRDL example with memories using SECTION parameter

SoCMake

SystemRDL and PeakRDL

Verification

Example SoC designs

Verification

- UVM implementation in SystemC (Accellera)
- Both SystemC, SystemC-UVM and UVM are Accellera standards
- Advantages to SV-UVM
 - Open-source simulator, compile with GCC
 - No license needed for the simulator
 - Write C++ instead of SV
 - Reuse target CPU application code in verif
- Constraint randomization and functional coverage with external libraries





Figure 25: SystemC UVM software stack

Verilator



SystemC-UVM

- Provided IP blocks and SoCs come with SystemC-UVM env
- Continuous integration friendly (no license server)
- Verification environment is tested on an OrangePi-5 SBC (RK3588s ARM SoC 8c)
 - GitLab CI simulation runners on ARM
 - ARM based simulation cluster
- SEU injection framework based on VPI
- Analog simulation with SystemC-AMS supported
- Investigate Zynq FPGA emulation in the future




Figure 26: FPGA emulation idea

SoCMake

SystemRDL and PeakRDL

Verification

Example SoC designs

- Supports 4 CPUs for now
 - LowRISC Ibex
 - ChipsAlliance (Western Digital) EL2
 - Syntacore SCR1
 - Picorv32
- Developed 4 SoC designs as examples
 - SoCMake-Ibex
 - SoCMake-EL2
 - SoCMake-SCR1
 - SoCMake-PicoRV32

- Website (socmake-ibex.docs.cern.ch)
- LowRISC Ibex RiscV core
- SoC peripherals (reusable separate git repos)
 - GPIO
 - I2C Master
 - SPI Master
 - RiscV 64bit machine timer
 - RiscV PLIC (Platform Local Interrupt Controller)
 - Timer - General purpose 32bit timer
 - UART
 - ADC-SAR (Successive Approximation Register)





Figure 27: Ibex pipeline architecture

SoCMake-Ibex block diagram (autogenerated)



- FPGA implementation to demonstrate working system
- Tested on Genesys2 and Zybo boards
- UART bootloader for loading the application code from the PC
- SPI master driving OLED display



Figure 28: SoCMake-Ibex booting on FPGA



Figure 29: SoCMake-EL2 booting on FPGA



Figure 30: SoCMake-SCR1 booting on FPGA

- Hardware Build System SoCMake
- SystemRDL tooling for automatic generation of SoC components
- Open Source Verification environment
- SoC examples

- Find a real application, on-detector ASIC chip
- Add more CPU cores (Alibaba T-head, OpenHW group...)
- SoCMake support more EDA tools (Implementation flows)
- Multiprocessor support
- SystemC-UVM environment generation
- In process with KT (CERN Knowledge Transfer) to open source

Questions?