

圆科柴院离能物理研究所 Institute of High Energy Physics Chinese Academy of Sciences

3D-integrated pixel circuit for a low power and small pitch SOI sensor

*Yunpeng Lu***,***yplu@ihep.ac.cn*

Yang Zhou, Jia Zhou, Hongyu Zhang, Jing Dong, Mingyi Dong, Qun Ouyang Institute of High Energy Physics, Beijing, China

Topical Workshop on Electronics for Particle Physics (TWEPP 2023) 2nd - 6th October 2023, Calaserena Village, Italy

Outline

- Introduction
	- ⚫ SOI pixel sensor and 3D integration
- Design of the CPV-4 3D chips
	- ⚫ Sensing diode
	- ⚫ Analog frontend
	- ⚫ Digital readout
- Test results
	- ⚫ Test on the upper tier
	- ⚫ Test on the lower tier
- Summary and Outlook

SOI pixel sensor

- Monolithic pixel sensor, based on a 200 nm FD-SOI CMOS process
	- ⚫ Low leakage low power transistors
	- 1 Poly 5 Metal layers
	- MIM Capacitor (1.5 fF/um²), DMOS (4 fF/um²)
	- \bullet Core voltage = 1.8 V, IO voltage = 1.8/3.3 V
	- High Resistivity substrate (a few kΩ·cm) to detect charged particles and X-ray photons

Pinned Depleted Diode (PDD)

- PDD structure consists of multiple sensor layers:
	- ⚫ Buried N-Wells: BNW, BNW2, BNW3 (**collection electrode**)
	- ⚫ Buried P-Wells: BPW, BPW2 (**shielding layer**)
	- ⚫ P-type HR substrate: P-sub (**sensitive volume**)
- PDD structure offers
	- ⚫ Very small **diode capacitance** (a few fF)
	- ⚫ Depletion volume up to substrate thickness
	- ⚫ Optimization of lateral electric field
	- ⚫ Shielding against **electrical coupling**
	- ⚫ Suppression of **leakage current**

Electric field in PDD structure: Ref: doi:10.3390/s18010027 by Shoji Kawahito

3D-SOI vertical integration

- Originally developed by T-micro and KEK in Japan and demonstrated on the SOFIST 3D chips for the ILC
	- Essentially, flip-chip and micro bump connections
	- \bullet Au bump, diameter ~ 3.5 um, pitch ~ 7 um, resistance 0.3 ~ 0.4 Ω
	- ⚫ **Multiple bumps in each pixel**, for signals and power/ground connections
	- ⚫ Glue injection for mechanical strength

Compatibility between SOI and 3D

- Through Box Via (TBV) used for the bond pad connections
	- ⚫ The same type as the connection to the sensing diode (naturally a **Via-first** method)
	- ⚫ Thickness of BOX layer, 0.2 um
	- ⚫ **Very small holes**, 0.32 um in diameter
- ◼ Handle silicon of the upper chip removed **precisely**, reaching the thin BOX layer and exposing TBVs
	- ⚫ Wet etching stopped automatically by the Buried Oxide (BOX)
- ◼ Bond pads and passivation on top of BOX

Development of the CPV SOI pixel sensor

- ◼ Targeting on a **position resolution ~ 3 um** and a readout scheme compatible with the continuous mode for the proposed CEPC experiment
	- CPV-1&2 for the study of position resolution of small pixels with binary readout (FEE2018)
	- ⚫ CPV-3 for the study of PDD sensing diode (NIMA 1040 (2022) 167204)
	- CPV-4 for the 3D architecture (this talk)

Stacking process;

Pixel size: 17 um × 21 um

CPV-4 design scheme

- Lower tier: PDD sensing diode + amplifier/comparator
- Upper tier: Hit register $+ 2$ Control bits $+$ Matrix readout
	- Bit 1 for mask, bit 2 for pulse test
- **2 vertical connections** in each pixel: comparator output and configuration bit for pulse test
	- ⚫ Transition from Analog to Digital domain at the Inverter
	- ⚫ Analog power/ground has dedicated connections in the chip peripheral

Sensing diode design

- Geometry parameter optimized for **small pixel pitch**
	- Indicated in the diagram as d, s1, s2, s3

- PDD "Modified" has the BNW3/BPW2 removed
	- ⚫ Lower diode capacitance than PDD "Standard"

Bias of sensing diode

- Bias voltage on the PDD nodes
	- \bullet +1.4 V @ V_{reset} to set the DC voltage of input node
	- \bullet -4 V @ V_{BPW} to reduce the diode capacitance
	- \bullet -10 V \sim -200 V @ P-sub for charge collection
- Cd dominated by the BPW/BNW junction
	- \bullet 5 ~ 8 fF @ reverse bias = -4.9 V

- ◼ Transistor threshold shifted due to **back-gate effect**
	- \bullet $\Delta Vt = k V_{back} (k \sim 0.02, V_{back} = V_{bpw})$

$$
\Delta V_t = \frac{T_{GOX}}{T_{BOX} + \frac{\varepsilon_{OX}}{\varepsilon_{Si}} T_{SOI}} V_{back} = kV_{back}
$$

- ◼ ΔVt measured by KEK and modeled in HSPICE
	- +50 mV @ V_{bpw} = -4V for NMOS

$$
\bullet \quad -70 \text{ mV} \text{ @ } V_{\text{bpw}} = -4V \text{ for PMOS}
$$

Analog Front-end

- *ΔV_{IN}* < 0 → ΔV_{g_M3} < 0 → V_{OUT_A} charged by -ΔI_{M3} → C_s charged by I_{THR} → V_{g_M3} restored→ V_{OUT_A} restored
- **Peaking time** = $\Delta V_{OUT_A} \cdot C_{OUT_A} / -0.5 \Delta I_{M3} = -\Delta V_{IN} \cdot C_S / I_{THR} \sim uS$
- $\Delta V_{OUT_A} = \frac{Q_{IN}}{C_{IN}}$ $\frac{Q_{_{IN}}}{C_{_{IN}}}$ • $\boldsymbol{V_{GAN}} = \frac{Q_{_{IN}}}{C_{_{IN}}}$ C _{IN} \cdot ($\frac{\mathcal{C}_{\mathcal{S}}}{\sqrt{\mathcal{S}_{\mathcal{S}}}}$ C_{OUT_A} \cdot 0.5 $\frac{-\Delta IM_3}{I}$ I _{THR}
	- $Q_{IN} / C_{IN} \sim$ a few mV
	- $C_{S}/C_{OUTA} \sim 50$
	- \bullet - Δl_{M3} / $l_{\tau HR}$, 1.5 ~ 2 @ small signal
- OUT_D passes HIT threshold when
	- V_{OUT} _A = Baseline + ΔV_{OUT} _A > V_{T} _{M9}
	- Baseline = V_{CASN} V_{TMS} = 710 mV
	- $\Delta V_{\text{OUT A}} > 100 \text{ mV}$

Original design from the ALPIDE chip for the ALICE tracker upgrade, **very low current**, reported on TWEPP 2016 by Thanushan Kugathasan, CERN

Mitigation of back gate effect (shifted V_T)

- Current mirror biased $\textcircled{BPW} = -4V$ in the peripheral
	- \bullet \vee _T shifted by the same amount as that of the current source (M0, M4, M7) in pixel

- Other pixel transistors
	- ⚫ Compensated by gate voltage

Original design from the ALPIDE chip for the ALICE tracker upgrade, **very low current**, reported on TWEPP 2016 by Thanushan Kugathasan, CERN

12 TWEPP 2023, Calaserena Village

Simulation

- **Threshold** ~ 85 e⁻ @ I_{THR} = 0.5 nA and V_{OUTA} $baseline = 0.71V$
	- \bullet Gain = 2.6 mV / e-
- Noise voltage @ $V_{OUTA} = 3.5$ mV
	- \bullet ENC = 1.3 e-
- \blacksquare $V_{OUT D}$ pulse duration < 6 us
	- **Time walk <** 1 us, still an essential capacity to exploit to provide timestamps and reject the hits from radiation background as many as possible (offline)
	- ⚫ Hit to be registered at the leading edge

Pixel logic

- D-latches for *Mask* and *Pulse* configuration
- \blacksquare D-flipflop to store the hit pulse
	- **Trigger mode**: only hit pulses that coincided with external *Strobe* pulse
	- ⚫ **Continuous mode:** all hit pulses with constant strobe = 1
- Time of hit can be derived offline
	- Either from the *Strobe window* (plus $2 \times$ hit pulse duration, 2×6 us)
	- Or from the *time stamp* attached in the peripheral (plus time walk of hit pulse, 1 us)

Trigger mode

Sparsified readout of Matrix

- ◼ Hit Readout and Reset scheme following the ALPIDE design (**100 ns / pixel hit**)
	- **HIT** address encoded: low bits from the columns and high bits at the EoC _L Asynchronized Encoder and Reset Decoder (AERD)
	- **SYNC** signal decoded in the reverse way, to clear the HIT bit

 $\frac{1}{2}$ *Ping Yang et al., NIMA 785 (2015) 61-69

- **Freeze the pixels** to prevent possible interruption of readout sequence
	- ⚫ Synchronized with the readout sequence
	- ⚫ Applied to one double-column at a time, to minimize overall dead time

Layout of Pixel Array

- Pixel pitch: 17 um \times 21 um (compared to 16 um \times 20 um in CPV-3 with only amplifiers in pixel)
- Sensing diode guarded against the dynamic part of Analog Front-end
	- To minimize the electric coupling between them
- Pixel logic and AERD by manual drawing, 110 transistors / pixel on average

CPV4_Lower (2 × 2 pixels)

CPV4_upper $(2 \times 2 \text{ pixels})$

Layout of full chips

- Single chip area: 4.45 mm \times 4.45 mm, with sensor guard-rings included
	- Pixel array 128 rows \times 128 columns, covering 2.2 mm \times 2.7 mm
	- Peripheral circuits: current mirror, pulse generator / AERD EoC, I/O interface logic
	- ⚫ Alignment marks for 3D stacking

Manufacturing and 3D processing

- CPV-4 L and CPV-4 U submitted to SOI foundry in Dec. 2020
	- ⚫ Single chips delivered in June 2021
- 3D integration done by T-Micro in Japan
	- ⚫ Chip-to-chip, staring from one single wafer
	- ⚫ 3D chips delivered in the summer 2022

CPV4_L/U on the WMP Wafer

Layout of CPV-4_L

Measurement of 3D connection to upper tier

- Probe test on the 3D chips: from 3D bond pad to **the upper tier**
	- ⚫ Measure the resistance between two power pads (DVDD) or two ground pads (DVSS)
	- \cdot 2 ~ 6 Ω, electrical connection established
	- ⚫ Yield 100% on 3 tested chips

19 Front End Electronics, Torino

Tests on the upper tier

- Logic interaction with an FPGA readout board
	- ⚫ Write to pixel configuration bits
	- ⚫ Injection of digital test pulse and hit readout
- One 3D chip was found **fully functional** so far
	- ⚫ A couple more chips partially functional
- Necessity of topside electrode is under study
	- ⚫ To define the back gate conditions for the upper tier

Hit map of the full matrix in digital pulse test, with masked pixels and noisy pixels visible.

Measurement of 3D connection to lower tier

- Probe test on the 3D chips: from 3D bond pad to **the lower tier**
	- ⚫ Measure the resistance between two analog power pads (AVDD) or two analog ground pads (AVSS)
	- \bullet Hundreds of kΩ, poor connections
	- ⚫ Yield 30% on 3 tested chips
- Fortunately, some other chips were found functional
	- ⚫ Analog Front-end was tested

Probed DVDD/DVSS pads on 3D chips

AVDD to lower

21 Front End Electronics, Torino

Tests on the current mirror

- ◼ Current mirrors in **Lower Tier** worked properly
	- Verification of the vertical connection to the lower tier
- **■** Measurement on 12 different monitoring channels (I_{OUT})
	- ⚫ With design values ranging from 4 nA to 100 nA
	- All set to the target value with **back-gate** biased ω V_{BPW} = -4 V

Wire Potentiometers Wire
 Bond pad on **chip board** bonding VDD Upper Tier Via5 **Micro bump** Lower Tier Via5 VDD Iref

Electrical connection to the current mirror in lower tier

Current mirror

lout

Tests on the Analog Front-end

- **■** Injected test pulses and observed waveforms ω $V_{BPW} = -4V$
	- Baseline of $V_{\text{OUT A}} = 750 \text{ mV}$ (calibrated for the buffer chain) @ $V_{CASN} = 1.52V$
	- Threshold charge = 103 e \textcircled{a} I_{THR} = 0.5 nA
	- Gain = $1mV/1e$ with amplitude $@$ threshold
	- Noise = 4.5 e from s-curve measurement

Tests on the Analog Front-end

- Estimate of time walk on $V_{\text{OUT D}} \sim 2.4$ us
	- ⚫ Maximum delay 3.5us @ 150 e-
	- ⚫ Minimal delay 1.1us @ 600 e-
	- Pulse width greater than in simulation, I_{BIAS} , I_{THR} , I_{DB} set to twice the nominal value

Summary and outlook

- 3D chip-to-chip bonding being pursued for high granularity of pixel with complex functionality
	- ⚫ Micro bump pitch down to 7um, providing multiple connections in pixel level
	- ⚫ Compatible with the existing SOI process, including low temperature stacking, TBV, thinning
- First trial of CPV-4 finished with encouraging results
	- ⚫ A few samples with lower and upper tier operational
- Investigation of 3D connection yield will continue on the second wafer
	- ⚫ Process tuning with T-micro based on the present results

Acknowledgment

- The SOI pixel detector and 3D bonding process have been developed in the framework of SOIPIX collaboration. The authors thank all the collaborators, especially Yasuo Arai, Ikuo Kurachi, Makoto Motoyoshi and Miho Yamada.
- This work is supported by the National Natural Science Foundation of China under grant number 11935019, 11575220.

Grazie!

Thanks for your time!

Backup slides

Specification of Vertex detector

- high spatial resolution, low material budget and fast readout required by the flavor tagging
	- ⚫ Pixel sensor, the core part to construct a vertex detector

Readout Architecture

Design flow

- ◼ Conventional SOI tape-out plus a special 3D add-on process
	- ⚫ 3D related **rules** integrated into the EDA tools
	- ⚫ On the basis of single layer SOI design flow

stack-up of 3D layers

Lower-tier

port

flow chart of SOI-3D design

Chip-On-Chip bonding

- Tape-out at LAPIS and 3D-bonding at T-Micro
	- ⚫ All the data stored in a single GDS file, including the 3D layers
- Multiple reticles firstly diced from a dedicated wafer (but still MPW)
	- ⚫ for the formation of Via 5, UBM, Au-Bump
- Single chip diced again for
	- ⚫ Stacking, Glue injection, Thinning, Bond pad

Micro bump

- Au cylindrical (hollow) bump on top of MET5 (top metal)
	- \bullet Thin wall of Au \sim 100 nm
	- ⚫ **Bump resistance 0.3 ~ 0.4 Ω**
- Features large bonding margin and low temperature
	- ⚫ Cylindrical bumps easy to deform (self-adapted to variation of bonding gaps)
	- Process temperature < 200 °C

Processed by T-Micro

Design for test

- ◼ Configuration of Bond pads and IO buffers
	- ⚫ Original bond pads remained on both lower and upper chips, **accessible before 3D integration**
	- ⚫ Functional IO buffers always stacked up with dummy IO to avoid conflicts of buffers
- Internal signal waveform are routed out of test pixels with buffers for oscilloscope observation
	- ⚫ **Critical node** in the analog front-end
	- ⚫ Two-stage buffers: Source-Follower and Operational Amplifier

