A low <u>crosstalk</u> 768-channel of 14-bit analog to digital converters for <u>high resolution</u> array of detectors.

Daniel Dzahini (Tima Laboratory / CNRS) & Co-founder of Xdigit SAS <u>Mohamed Zeloufi (</u>Xdigit) <u>Laurent Gallin-Martel (</u>LPSC/IN2P3 Grenoble) <u>Etienne Leheurteux (</u>Xdigit)

dzahini@univ-grenoble-alpes.fr

15 Years of constant effort









Linksium

technology transfer & startup building Grenoble Alpes







Extract the best signal



MASSAR is a patented hybrid architecture

This prototype is made <u>on request</u> in a ST H9A process (**0.5µm** & 130nm digital)

- 384 ADC in a pitch of 17µm for 3mm length
- But 2 inputs signals are sampled instantly through each ADC channel, hence addressing 2*384 = 768 columns of pixels 8.5µ large.
- Each sampled signal is converted at the frequency of 40 KS/s but we could run faster (>100KS/s)
- The total power dissipation for each channel with <u>all include</u>, is 110µW

Schematic simulations in a 180n displayed a power dissipation reduced dowto 70µW



MASSAR ADC architecture & principle



MASSAR5 chip: Bloc diagram



MASSAR: Goals & Challenges

- Our main goal was more than just to reach one channel high resolution ADC
- We targeted <u>hendreds up to 2 000 channels</u> of ADC
- We want to make it compatible with <u>low pitch</u> pixels
- We need to reduce the <u>total power</u> including rampe generator and reference voltages
- <u>FPN</u> (fixe pattern noise) and <u>cross-talks</u> are some of great issues, as well as clock distribution.
- We wanted the same layout to be <u>reused</u> for different sampling rate: **2^N + M clk**

2 different strategies of collaboration

2D custom designs

- Process dependent
- Power optimized by design
- High level model + Layout XXL



3D custom products

- 2 different chips stacked via TSV
- Power optimized by the aggresive process
- 3D processing cost but time saving



(a) Top chip (65nm)

(b) Bottom chip (14nm)

Stacked CMOS Image Sensor, Document Samsung Electronics, Hwaseong, South Korea

Layout screen shot: notice 1 channel shadow





768 CH of MASSAR 14 bits 40KS/s; 6mm*4mm

g											
	= III :===: III :	i i i i i i i i i i i i i i i i i i i	maaa me		·──────────		ee vam		n		
			+1								
		n na shekara ta ka ƙafa a ƙasar				nintroduk anatomoksana		nterinterinte attentionen			



Testing set-up MASSAR 5: hardware & software





Daughter board Chip on board 5

Mother board



MASSAR 5 testing results

Cross-talk expressed as a dispersion over a average value= +/-1LSB Code of channel 191 while nearby input OV6 <-> 2V9 on Channel 192



Cross-talk results n°2: +/-1LSB Output codes on channel 192; while input 0V6 <-> 2V9 on Channel 191



Transfert curve & Linearity testing results

Output mean codes



Linearity for different channels in the same chip



24

Linearity testing results: zoom on INL



Vigit 25

Gap along INL curve INL(n+1) - INL(n)



This is quite the DNL extraction A few codes seem missing but These will appear due to the DEM impact



Noise (1 to 3.5Lsb rms) & Gap in linearity (-1 to +1 LSB)





Noise (3.5 Lsb rms) & Zoom on noise => modulation, this is identified as coupling in the layout so 1LSB rms is at hand





Zoom on Noise (LSB rms)

Noise (if all ch converting) versus when only 1 CH is working => No increase







□ MASSAR is now a *mature*, *optimized* and *flexible* column ADC for HR sensors

□ Results displayed a leading edge **figure of merit** (speed/power)

□ The speed of this prototype can be increased beyond 100KS/s

A last coupling issue is idendified and now removed for our next iteration
This noise modulation dominated the noise feature, so DEM is not evaluated.

U We have the « know how » for larger frame design: 1024 ch

□ Scaling to 65nm would help to reduce more the power dissipation.



