

A low crosstalk 768-channel of
14-bit analog to digital converters for
high resolution array of detectors.

Daniel Dzahini (Tima Laboratory / CNRS) & Co-founder of Xdigit SAS

Mohamed Zeloufi (Xdigit)

Laurent Gallin-Martel (LPSC/IN2P3 Grenoble)

Etienne Leheurteux (Xdigit)

dzahini@univ-grenoble-alpes.fr

15 Years of constant effort



PYXCAD



bpifrance



Extract the best signal



Xdigit.fr



MASSAR is a patented hybrid architecture

This prototype is made on request in a ST H9A process ($0.5\mu\text{m}$ & 130nm digital)

- 384 ADC in a pitch of $17\mu\text{m}$ for 3mm length
- But **2 inputs** signals are sampled instantly through each ADC channel, hence addressing $2*384 = 768$ columns of pixels 8.5μ large.
- Each sampled signal is converted at the frequency of 40 KS/s but we could run faster ($>100\text{KS/s}$)
- The total power dissipation for each channel with all include, is $110\mu\text{W}$

Schematic simulations in a 180n displayed a power dissipation reduced dowto $70\mu\text{W}$


MASSAR ADC architecture & principle




- Ramp** {
- + linearity
 - + monotonicity
 - + Low pitch & low surface
 - Slow (2^N) clk

- SAR** {
- + Faster ($M \cdot \text{clk}$)
 - Mismatch issues
 - large surface ($2^M \cdot \text{Cu}$)

MASSAR $\Rightarrow 2^N + M \text{ CLK}$



MASSAR5 chip: Bloc diagram




MASSAR: Goals & Challenges

- Our main goal was more than just to reach one channel high resolution ADC
- We targeted hundreds up to 2 000 channels of ADC
- We want to make it compatible with low pitch pixels
- We need to reduce the total power including rampe generator and reference voltages
- FPN (fixe pattern noise) and cross-talks are some of great issues, as well as clock distribution.
- We wanted the same layout to be reused for different sampling rate: $2^N + M$ clk

2 different strategies of collaboration


2D custom designs

- Process dependent
- Power optimized by design
- High level model + Layout XXL



3D custom products

- 2 different chips stacked via TSV
- Power optimized by the aggressive process
- 3D processing cost but time saving




(a) Top chip (65nm)


(b) Bottom chip (14nm)

Stacked CMOS Image Sensor, *Document Samsung Electronics, Hwaseong, South Korea*


Layout screen shot: notice 1 channel shadow




768 CH of MASSAR 14 bits 40KS/s; 6mm*4mm



Testing set-up MASSAR 5: hardware & software




Mother board



Daughter board

Chip on board 5




MASSAR 5 testing results

Cross-talk expressed as a dispersion over a average value= $\pm 1\text{LSB}$

Code of channel 191 while nearby input 0V6 \leftrightarrow 2V9 on Channel 192

Mean Code SAR ADC 191



Vin ADC 192

Mean code SAR


Vin ADC 192 (ua)

Cross-talk results n° 2: +/-1LSB


Output codes on channel 192; while input 0V6 <-> 2V9 on Channel 191

Mean Code SAR ADC 192


Plot 0



Vin ADC 191




Mean code SAR




Transfert curve & Linearity testing results

Output mean codes




Linearity for different channels in the same chip

INL




Linearity testing results: zoom on INL



Gap in linearity curve is limited


Gap along INL curve $INL(n+1) - INL(n)$




This is quite the DNL extraction
*A few codes seem missing but
These will appear due to the DEM impact*

Noise (1 to 3.5Lsb rms) & Gap in linearity (-1 to +1 LSB)

Gap of linearity
 $INL(n) - INL(n-1)$




Noise(LSB rms)




Input signal (AU)

Noise (3.5 Lsb rms) & Zoom on noise => modulation, this is identified as coupling in the layout so 1LSB rms is at hand

Noise (LSB rms)



Zoom on Noise (LSB rms)



Conclusions

- ❑ MASSAR is now a *mature*, *optimized* and *flexible* column ADC for HR sensors
- ❑ Results displayed a leading edge **figure of merit** (speed/power)
- ❑ The speed of this prototype can be increased beyond 100KS/s
- ❑ A last coupling issue is identified and now removed for our next iteration
- ❑ This noise modulation dominated the noise feature, so DEM is not evaluated.
- ❑ We have the « know how » for larger frame design: 1024 ch
- ❑ Scaling to 65nm would help to reduce more the power dissipation.