



A simulation methodology for establishing IR-drop-induced clock jitter for high precision timing ASICs.

G. Bergamin, A. P. Soulier



TWEPP2023 4/10/2023
gianmario.bergamin@cern.ch

Summary

- Introduction: power supply induced jitter and timing resolution for an ASIC.
- Procedure and simulation steps for deriving IR-drop-induced jitter.
- Practical example: evaluating power-supply induced clock jitter for ALTIROC3 HGTD ASIC.

Power supply induced jitter



IR drop -> voltage drop across the ASIC power grid due to current flowing in it.



$$1) \frac{di(t)}{dt} \rightarrow v_n(t)$$

- Static: due to average current crossing conductor.
- **Dynamic**: dynamic current drawn by the circuit.

Power supply noise degrades propagation delay and output slope -> **jitter** (dT).



$$2) \frac{di(t)}{dt} \rightarrow v_n(t) \rightarrow dT$$


High timing precision ASICs - TDC based chain timing resolution

4D tracking: include timing measurement in tracking.

- Time Of Arrival (TOA): time elapsed between arrival time of the hit and a reference (ex: ASIC clock)
- Time Over Threshold (TOT): energy measurement.

TDC-based chain:

1. Hit is digitalized (analog front-end)
2. Time-to-digital converter (TDC) performs conversion



Timing resolution:


$$\sigma_{ASIC}^2 = \sigma_{analogFE}^2 + \sigma_{conversion}^2 + \sigma_{clock}^2$$

σ_{clock}^2 : generation (PLL, dividers,...) and distribution

Timing resolution and power supply induced jitter?

σ_{clock}^2 : generation (PLL, dividers,...) and distribution


On-chip clock distribution can be affected by on-chip IR-drop and IR-drop-induced clock jitter.



- What is the impact of on-chip dynamic IR-drop on clock distribution?
- Knowing $v_n(t)$, is it possible to know dT for every pixel in the ASIC?

$$\frac{di(t)}{dt} \rightarrow v_n(t) \rightarrow dT$$

Flow and procedure based on commercial Cadence suite.



Procedure and simulation steps - 1



1. Fullchip Digital-On-Top design

- Fullchip design assembled in Cadence Innovus.
- Analog macro characterized with libfile, abstract and Verilog models.



Output: netlist and SDF for realistic simulation.
Corners, typ, min and max.


2. Simulation environment to emulate real-life of the ASIC

- Digital simulation for full-chip verification.
- Realistic stimuli, ASIC configurations, output bandwidth,...



Output: activity vectors.




Cycle-accurate Instance-based activity information.



Procedure and simulation steps - 2

3. Dynamic power in Cadence Voltus


- DoT approach: fullchip analysis
- Dynamic power analysis extracts **current consumption** for every cell in design, based on activity information per cycle.



Procedure and simulation steps - 3


4. Dynamic IR-drop analysis in Cadence Voltus

Dynamic IR drop applies current waveforms to power grid, extracts IR drop for power nets (net-based analysis) and for instances (domain-based analysis).



Output: **Effective Instance Voltage file (EIV)**


Real VDD-VSS (Effective instance voltage) seen by every cell in design, for every cycle, at the moment of switching.



Procedure and simulation steps - 4


5. Cycle-to-Cycle analog simulation with realistic power supplies.

- Static Timing Analysis tool (Cadence Tempus) is provided with EIV files and exports the path to be analyzed to analog simulator (Cadence Spectre) via a Spice netlist.
- One analog simulation for every switching cycle of EIV file, each element annotated with its EIV (EIV1, EIV2,...)
- Measure rising and falling time through cells and nets.



Output: summing up all the cell and net delays in the path, which now are impacted by IR-drop effect:

Effective Arrival time including IR drop effect, per cycle.



Ir-drop-induced peak-to-peak clock jitter.

$$\text{Peak - To - Peak Jitter} = \text{Max}(t_0, t_1, t_2, \dots, t_N) - \text{Min}(t_0, t_1, t_2, \dots, t_N)$$

Practical example: ALTIROC3 case study.

Dedicated presentation: “Verification Environment for ALTIROC ASIC of the ATLAS High Granularity Timing Detector”,
<https://indico.cern.ch/event/1255624/contributions/5443840>.

- 2x2cm ASIC, 15x15 pixels.
- TOA/TOT measurements, TDC-based chain.
- Measure clock 40MHz distributed from periphery to full pixel matrix.
 $\pm 150ps$ skew.
- Peripheral wire-bonding for VDD/VSS.
- Increasing IR drop over the matrix.




Study IR-drop-induced jitter in real-life conditions.

- Impinging hits triggers timing measurement and storage.
- Triggered readout activates data transmission.




Varying digital activity inside ASIC -> stability of power grid and jitter of measure clock?



Practical example: ALTIROC3 case study.

Simulation scenario


1. «IDLE state»: ASIC out of reset, no hits nor triggers (fsm in IDLE state,...). No activity.



2. «Normal operation»: hits and triggers injected following real physics events.




Evolution in time of clock delay is derived for all 225 pixels and peak-to-peak jitter is derived




$$Peak - To - Peak Jitter = Max(t_0, t_1, t_2, \dots, t_N) - Min(t_0, t_1, t_2, \dots, t_N)$$

Practical example: ALTIROC3 case study.





- Typ corner (1.2V, typ sdf delays).
- Peak-to-Peak jitter in ns.
- Worst case per pixel is reported here.

- Scenario 1) (top)
 - No hits/triggers
 - Sub-ps IR-drop-induced jitter
- Full simulation length (right)
 - Digital activity produces jitter degradation.






Practical example: ALTIROC3 case study.



- Typ corner (1.2V, typ sdf delays).
- Peak-to-Peak jitter in ns.
- Worst case per pixel is reported here.


- Why degradation of clock jitter?
- Which elements in the clock distribution to pixel N suffer the most?

- No hits/triggers
- Sub-ps IR-drop-induced jitter
- Full simulation length (right)
- Digital activity produces jitter degradation.




Jitter degradation of clock to Pixel N

Cell jitter contribution (s)




Cell max ΔEIV (V)
 $(EIV_{@cycle_min_jitter} - EIV_{@cycle_max_jitter})$




Clock distribution to pixel N

Single pixel jitter degradation study



Allows further debug:

- Why $\Delta EIV_{@cycle_max_jitter}$? Drive floorplan/power grid improvements.
- How would a different std-cell react to a given ΔEIV ?



Clock distribution to pixel N

Conclusions

Jitter analysis methodology allows deriving realistic delays inside ASIC considering IR-drop effects

- High-Resolution timing ASICs.

... whatever application where jitter is important (ex: PLL, High-speed circuits.).




Questions?



Backup



Clock arrival time 2nd scenario for 15 pixels in a column.





Min and Max corners



Min corner jitter (ns)





Max corner jitter (ns)



Single pixel jitter degradation study in 3 corners

EIV and jitter degradation of clock path to pixel 0 in 3 different corners.

Cycle with min and max arrival time is different in different corners (Typ: 11-182 Min: 7-186 Max: 10-183)




MIN -> larger ΔEIV , faster cell transition times (jitter is less affected by ΔEIV).



MAX -> smaller ΔEIV , larger cell transition times (jitter is more affected by ΔEIV).

↓
balance?

Voltage degradation




TYP jitter (ns)



Skewed clock (very different from clock 40MHz measurement)

TYP insertion delay (ns)




Procedure and simulation steps - 2




3. Dynamic power in Cadence Voltus

- DoT approach: fullchip analysis
 - Power Grid Libraries needed for analog macros (capacitance, current distribution).





- Dynamic power analysis extracts **current consumption** per cell based on activity information per cycle.



Single pixel jitter degradation study

Cell ΔEIV (V) Why?

$$(EIV_{@ \text{cycle_min_jitter}} - EIV_{@ \text{cycle_max_jitter}})$$




@ cycle_max_jitter


Clock distribution to pixel N

Single pixel jitter degradation study

Cell jitter contribution (s)



NV_{th} to LV_{th}?






Clock distribution to pixel N

ALTIROC3 study. Scenario 1) results (No activity)


Typ corner, Peak-to-Peak jitter in ns. Worst case per pixel is reported here.

In different pixels, $Max(t_0, .. t_N)$ and $Min(t_0, .. t_N)$ could be located in different simulation cycles.

- Ex $Max(t_0, .. t_N)$ for Pixel0 in cycle K, $Min(t_0, .. t_N)$ in cycle M $\rightarrow Jitter_{pix0} = t_K - t_M$
- Ex $Max(t_0, .. t_N)$ for Pixel15 in cycle O, $Min(t_0, .. t_N)$ in cycle P $\rightarrow Jitter_{pix15} = t_O - t_P$





Flow and procedure based on commercial Cadence suite.



Future perspectives

Possible future developments

- Frequency-domain analysis.



- Package parasitics model: additional drop, resonances,...?