# Recent developments in the IGNITE project on front-end design in CMOS 28-nm technology

<u>S. Cadeddu</u> On behalf of the IGNITE collaboration



### **INFN Ground-up iNITiative for** *Electronics*

#### 4D Tracking: reasons and requirements





- 4D tracking: adding the time information at pixel level to conventional tracking.
- Helps to mitigate pile-up.
- Better discrimination of closely spaced tracks
  - avoid bad primary vertex reconstruction increasing reconstruction efficiency.

- Spatial resolution:  $\sim 10~\mu m$  rms.
- Timing resolution: < 50 ps rms comprising all contributions:

• 
$$\sigma_t = \sqrt{\sigma_{sens}^2 + \sigma_{afe}^2 + \sigma_{tdc}^2 + \sigma_{clk}^2}$$

- Radiation hardness: high fluences  $10^{16} \frac{MeVn_{eq}}{cm^2}$  to  $10^{17} \frac{MeVn_{eq}}{cm^2}$
- Detection efficiency > 99 %.
- Material budget < 0.5% radiation length per layer.
- Power budget of 1.5  $\frac{W}{cm^2}$  (~ 25  $\mu$ W/pixel with a 50  $\mu$ m pitch).

• Data bandwidth 
$$\sim 100 \frac{Gbps}{cm^2}$$
.

INFN

#### The IGNITE project



- A national initiative funded by INFN.
  - 14 INFN institutes
  - 70 people (physicist and engineers), 20 FTE
  - P.I. Adriano Lai (INFN Cagliari).
- Develop a 4D tracking system suitable for high-luminosity environments
  - integrated system composed by hybrid 28 nm pixel front-end ASIC, and a readout ASIC for high-bandwidth optical data transmission.
  - Use the TimeSPOT developments as the basis for the building blocks of the system.
- Challenges:
  - Obtain uniform sub 50 ps rms time resolution for all pixel matrix
  - Minimize power consumption and data throughput.
  - Deliver stable power to the pixels in a large-scale matrix.
  - Distribute data from the matrix to the read-out.
- Explore innovative 3D integration technologies



- 3D integrated circuits:
  - built by vertically stacking different chips together into a single package
  - The IC coupling is based on two consolidated technologies: TSV, Face2Back and Face2Face bonding.
- Enables the "Tiling" of the active area without inactive area due to wire-bonding.
- It is possible to separate the different stages and functions on multiple layers/ICs.
  - Optimal separation between analog and digital domains
  - More room for analog processing facilities
  - More room for digital processing facilities, giving the possibility to integrate further functionalities on groups of pixels (e.g. clustering and hit pre-processing)

#### **IGNITE 4D ASIC**



	40 µm
<ul> <li>Basic Tile Structure:         <ul> <li>8x8 pixels Tile</li> <li>AFE + TDC for each pixel</li> <li>Service spaces surrounding the tile for Analog and Digital services/power.</li> </ul> </li> </ul>	Image: Participation of the second
<ul> <li>Empty spaces between tiles</li> <li>Can be used to place TSV</li> </ul>	
Contacts are replicated on periphery	
<ul> <li>32x32 channels Tile is abuttable on 2 sides</li> <li>The transition from the elementary 32x32 module to extended ASIC is just by abutting.</li> </ul>	
• Completely independent tile when TSV are used: great adva for implementation and verification procedures	
<ul> <li>With this approach it is possible to read sensors with different pitches using the same pixel design</li> <li>We can adjust the spaces between tiles and modify the RDL.</li> </ul>	

#### **IGNITE: AFE**







- Area: 36 μm x 13.5 μm.
- Different "solutions" (all geometrically and electrically compatible):
  - CSA: inverter-based core amplifier, Krummenacher feedback.
  - The Preamplifier and Discriminator can be switched-off independently per channel
  - Preamplifier:
    - two Charge Sensitive Amplifier (CSA), cascoded (CAS) and not cascoded (noCAS).
  - Discriminator:
    - one with discrete time Offset Compensation (OC),
    - one with a Fine-Tune DAC (FT).
- Local charge injection circuit.
- Programmable power: 4  $\mu$ W -> 21  $\mu$ W
  - Nominal : 10.8  $\mu W$  per channel.



- The circuit autocorrect its offset while saving the desired baseline on a capacitor.
  - + Requires two global voltages.
  - + Works with local digital controls.
  - + Self calibrating.
  - The procedure must be strobed.
  - It must be repeated periodically, introducing some dead time.
  - Increases the jitter by a factor  $\sqrt{2}$  .
  - The parasitic of the capacitor loads the preamplifier.



- The threshold is calibrated for each channel to compensate the offset.
  - + Requires: two global voltages, local digital code.
  - + The calibration is static.
  - + No added component to the jitter.
  - + No additional loading to the preamplifier.
  - Requires registers to save the calibration..
  - Requires a calibration procedure with error measurement.

#### **IGNITE: AFE Jitter**



20



- (Power = 10.8  $\mu$ W, C<sub>in</sub> = 100 fF).
- MIP 2 fC, lowest value 1 fC but charge sharing can decrease the MPV and the lowest value -> also it varies with sensor geometry.
- The OC has a "cost on power".
- The CAS core is sensitive to output loading.

- $(q_{in} = 1 \text{ fC}, C_{in} = 100 \text{ fF}).$
- Pre-Amp and Discriminator power varied to maintain performance.
- Nominal performance close to saturation. Can still be tunedup.
- Some CSA exhibits good performance at sub-nominal power.

#### **IGNITE: TDC overview**





- TDC requirement
  - Time of Arrival (TA):
    - $\sigma_{\text{overall}} \approx 30 \text{ ps overall (AFE + TDC)}$
    - $\sigma_{\text{TDC}} \leq 15 \text{ ps}$
    - TDC LSB < 50 ps
  - Time Over Threshold:
    - LSB around 1ns or less
    - Max TOT < 200 ns
    - 8 bits
- Vernier Architecture (Evolution of Timespot TDC)
  - DCOs Frequency: ~ 1GHz
  - DCO's switched off after meas
  - The resolution does not depend on the periods but on their difference
  - Max conversion time depends on DCO Periods: Larger periods mean larger conversion time



- **Size:** 19.78 x 1.94 um<sup>2</sup>
- Number of Steps: 16 Delay Units
  - Single delay cell with starved architecture
  - Power on/off configuration fine tuning coarse tuning
  - Decoupling capacitors
- Step controls: Fine  $\approx$  3 ps Coarse  $\approx$  50 ps
- Period Range: ~ 900 ps 780 ps (Typ Post-Layout)
- Power Cons.: ~ 45  $\mu A 55 \; \mu A$  (Typ Post-Layout)
- Jitter: ~ 750 fs 600 fs (Typ Post-Layout)

en sense na alama en angel. Na alama en sense na alama en sense na alama en sense na alama en sense na alama en

#### DCO layout: 19.78 x 1.94 um<sup>2</sup>

#### **IGNITE TDC:** layout

**IGNITE** UNEN Ground-un INITIAtive for UElectronics (evelopment)

- Particular care for power distribution as well as 40 MHz master clock distribution
- Size: 27 x 9.9  $\mu$ m<sup>2</sup>
- DCO Jitter < 1 ps
- TDC resolution from simulation:  $\sim 12$  ps

		······			
	and a second				anter
	l denne a la denne de la des al la del a companya de la denne de la denne de la del de la del de la del de la d La del de la denne de la del de		and a state of the		Harris and Annual States
				an a	
Rener et aus 10 101 felentes et 201, Pitter et aussi et ditte et aussi de gener	o era land Third - Callerine, - consenses - Services		TA STALL PRAY AND A STALL BE MADE	Land Brits and Africa Hardin Streets	CONTRACTOR OF STATE
		a mana a sa ka			
	an an the first the second				
			and the second sec		
	n e hannen som en en burge verdener be	ereiten an berent bement bereit serter	ner de staard oor bronne de wroen bronner bester ber	in fester for a fester state and a second	
					tithanna maana tit
i a suga a sullar de "Cara da a companya da da da da da da	NUMBER OF TAXABLE PARTY OF TAXABLE OF TAXABLE	CONTRACTOR OF A DESCRIPTION OF A DESCRIP	NAME AND ADDRESS OF TAXABLE PARTY.	and the second second second second second	A MILLION IN AND IN AND A
				Contraction and a local strate of the second second second	
I and a set of the set					NAME OF TAXABLE POINT





- The PLL (Phase Locked Loop) has been designed to provide an internal reference clock with a locked phase with respect to an external one
- It can average the jitter on several edges of the input clock to produce a low-jitter reference
  - The average is done by means a large filter capacitor
- Based on a starved DCO
  - Three starving schemes: static, DAC and external
- Lock frequency 40MHz, power consumption ~50 μW, jitter filtering from 14 ps (input) to 1.6 -1.9 ps (output) depending on the starving scheme



#### IGNITE: IGNITE0 mini@sic for testing



- IGNITEO submitted in July '23 and expected in November '23.
  - An "half tile" 8x4 pixel (AFE + TDC)
    - Some extra spaces was added between TDC and AFE for extra test structures
  - 32 TDCs grouped in two 8x2 blocks
  - 32 AFE cells in different flavors
  - PLLs for clock generation/filtering (40 MHz and 640 MHz) with jitter lower than 4ps
  - DACs
  - Readout Managers
  - I2C interfaces for ECS controls and configurations
  - Several logic blocks that allow us to test each individual block in standalone mode as well as together with other connected functional blocks (e.g., AFE and TDC)



#### IGNITE: IGNITE0 mini@sic for testing



#### Readout system

A = 76 567

- One 16-word depth FIFO for each block 8x2 (16 channels)
- Each event is a 49-bit word and includes all the info (Vernier Counters, TOT, Coarse TimeStamp/Bxid, Event type, pixel Address, FIFO Status)
- The data frame is not optimized for bandwidth
  - For Testing purpose, the output bit number is not minimized
- Data out on two differential lines @ 640 Mb/s
  - Serialized data out
  - Data strobe @ 640 MHz
- Max event rate per Output line/FIFO  $= \sim 12.5$  MHz
- Max event rate per pixel => ~780 kHz



3 2 1

12 11

10 9

13

7

tot[12:0]

											Dy.	2.1			00			_														
		4		247,	020	1	1 4 10	1.1	247,	040	1.1	6 6	6 3	247,	060	11	14	1 11 1	247	7,080		1.1	3 0	1 1	247	7,100	2	1 8	8.9	3		
tor 🦉	ResB		1																													
Ner 🎉	ck40		1			1																										
Ver 🕼	ck640	0	$\rightarrow 1$	າທ	ЛЛ	ЛЛ	տո	ПЛ	JUU	JUL	տո	ЛЛ	บบา	ЛЛ	W	UU	UU	บบบ	υu	ໜ	ΠΠ	υu	ЛЛ	ய	UU	ໜ	JUL	ЛЛ	UЛ	ЛЛ		
loc 🖗 Ds	trobe	0	$\rightarrow$ 1				տ				IIII	ЛЛ	սո	ЛЛ	UUU	บบ		บบบ	ЛЛ	บบ	ΠΠ	UU	UЛЛ	ЛЛ		າມ						
ter 🕼	Dout		0																													
				-																												
																В	Bits															
48 47	7 46	45	44	43 42	41	40	39	38	37 3	6 35	34	33	32	31	30	29	28	27 2	6 2	25	24	23	22	21	20	19	18	17	16	15	14	
F HF	FF	Pix	Add	r[3:0]	EoC	Eota			Time	Stam	p[8:0	)]						cnt1	8:0]								cnt0[8:0]					

#### Conclusion

- IGNITE project aims to develop a 4D tracking system suitable for high-luminosity environments exploring innovative 3D integration technologies.
- We submitted a first prototype, "IGNITEO", in July '23 and expected in November '23.
  - It integrates 32 pixels, each one with its own AFE + TDC.
  - We include AFE cells in different flavors, Low Jitter PLL and other test structures.

- Next ASIC, Fractalic64, will be submitted next year:
  - 64 x 64 pixels matrix.
  - It features an additional periphery for preliminary test with conventional wire-bond integration (dark blue area).
  - The ASIC can also be integrated with TSV.
- It will be first assembled with a regular PCB.
- Photonic Integrated Circuit (PIC) for optical data output.







## Backup

#### **IGNITE: AFE Jitter**







- (Power = 10.8  $\mu$ W, C<sub>in</sub> = 100 fF).
- MIP 2 fC, lowest value 1 fC but charge sharing can decrease the MPV and the lowest value -> also it varies with sensor geometry.
- The OC has a "cost on power".
- The CAS core is sensitive to output loading.

•  $(q_{in} = 1 \text{ fC}, P = 10.8 \mu W).$ 

- Will be measured using on-chip programmable capacitors.
- Input capacitance depends on sensor geometry and coupling techniques.
- CSA: good linearity, adequate open loop-gain.



- $(q_{in} = 1 \text{ fC}, C_{in} = 100 \text{ fF}).$
- Pre-Amp and Discriminator power varied to maintain performance.
- Nominal performance close to saturation. Can still be tuned-up.
- Some CSA exhibits good performance at sub-nominal power.

#### IGNITE: TDC vernier overview

- TDC requirement
  - Time of Arrival (TA):
    - $\sigma_{\text{overall}} \approx 30 \text{ps overall (AFE + TDC)}$
    - $\sigma_{\text{TDC}} \leq 15 \text{ps}$
    - TDC LSB < 50ps
  - Time Over Threshold:
    - LSB around 1ns or less
    - Max TOT < 200ns
    - 8 bits
- Vernier Architecture (Evolution w.r.t. Timespot TDC)
  - DCOs Frequency: ~ 1GHz
  - DCO's switched off after meas.
  - The resolution does not depend on the periods but on their difference
  - Max conversion time depends on DCO Periods: Larger periods mean larger conversion time





 $r = T_1 - T_2$ 

$$TA = (cnt_1 - 1)T_1 - (cnt_2 - 1)T_2 = (cnt_1 - cnt_2)T_1 + cnt_2r$$

$$T_{conv\_max} = \frac{T_1 \cdot T_2}{r(10ps)} \approx 100 \, ns \qquad T_{conv\_max} = \frac{T_1 \cdot T_2}{r(30ps)} \approx 35 \, ns$$

INFN

#### **IGNITE TDC: the DCOs**







- **Size:** 19.78 x 1.94 um<sup>2</sup>.
- Number of Steps: 16 Delay Units
  - Single delay cell with starved architecture
  - Power on/off configuration fine tuning coarse tuning
  - Decoupling capacitors
- Step controls: Fine  $\approx$  3ps Coarse  $\approx$  50ps
- Period Range: ~ 900ps 780ps (Typ)
- Power Cons.: ~ 45  $\mu$ A 55  $\mu$ A (Typ)
- **Jitter:** ~ 750 fs 600 fs (Typ)



#### **IGNITE TDC: the DCOs**







- **Size:** 19.78 x 1.94 um<sup>2</sup>.
- Number of Steps: 16 Delay Units
  - Single delay cell with starved architecture
  - Power on/off configuration fine tuning coarse tuning
  - Decoupling capacitors
- Step controls: Fine  $\approx$  3ps Coarse  $\approx$  50ps
- Period Range: ~ 900ps 780ps (Typ)
- Power Cons.: ~ 45  $\mu$ A 55  $\mu$ A (Typ)
- **Jitter:** ~ 750 fs 600 fs (Typ)



#### **IGNITE TDC: the DCOs**





