

Development of monolithic pixel sensor prototypes for the CEPC vertex detector

Ying Zhang & Wei Wei

On behalf of the CEPC Vertex detector study team *Institute of High Energy Physics, Chinese Academy of Sciences

CEPC Vertex detector requirements

The Circular Electron Positron Collider (CEPC) is a large international scientific facility proposed by the Chinese particle physics community in 2012.

◼ **Efficient tagging of heavy quarks (b/c) and τ leptons**

 $\left(\frac{1}{2}, \frac{1}{2}, \frac{1}{2}\right)$

→ Excellent impact parameter resolution,

Physics driven requirements Transform Running constraints Sensor specifications

σs.p. Small pixel Material budget Thinning to Air cooling ------------------> low power r of Inner most layer $\frac{16 \text{ mm}}{15 \text{ mm}}$ beam-related background $\frac{36}{15 \text{ mm}}$ fast readout \vdots radiation tolerance radiation damage-----------> radiation tolerance *~16 μm 50 μm 50 mW/cm² ~1 μs ≤ 3.4 Mrad/ year*

≤ 6.210¹²neq/ (cm²Ref: CEPC Conceptual Design Report, Volume II year) - Physics & Detector

0.15% X₀/layer

2.8 µm

Main specifications of the full-scale chip

Bunch spacing

- ➢ Higgs: 680 ns; W: 210 ns; Z: **25 ns**
- ➢ Max. bunch rate: 40 M/s

■ **Hit density**

- ➢ 2.5 hits/bunch/cm² for Higgs/W; 0.2 hits/bunch/cm² for Z
- Cluster size: ~3 pixels/hit
	- \geq Epi-layer thickness: ~18 µm
	- \triangleright Pixel size: 25 μ m × 25 μ m

Hit Density vs. VXD Radius

Ref: CEPC Conceptual Design Report, Volume II

For Vertex	Specs	For High rate Vertex	Specs.	For Ladder Prototype	Specs.
Pixel pitch	\leq 25 µm	Hit rate	120 MHz/chip	Pixel array	512 row \times 1024 col
TID	>1 Mrad	Data rate	3.84 Gbps --triggerless $~110$ Mbps --trigger	Power Density	$<$ 200 mW/cm ² (air cooling)
		Dead time	< 500 ns --for 98% efficiency	Chip size	\sim 1.4 \times 2.56 cm ²

3/10/2023, TaichuPix chips for CEPC VTX, TWEPP2023

TaichuPix prototypes overview

- **Motivation: a large-size & full functionality pixel sensor for the first 6-layer vertex detector prototype**
- Major challenges for design
	- \triangleright Small pixel size \rightarrow high resolution (3-5 µm)
	- \triangleright High readout speed (dead time \lt 500 ns @ 40 MHz) \to for CEPC Z pole
	- ➢ Radiation tolerance (per year): 1 Mrad TID

◼ **Completed 3 rounds of sensor prototyping in a 180 nm CMOS process**

- Two MPW chips $(5 \text{ mm} \times 5 \text{ mm})$
	- TaichuPix-1: 2019; TaichuPix-2: 2020 \rightarrow feasibility and functionality verification
- > 1st engineering run
	- ⚫ Full-scale chip: TaichuPix-3, received in July 2022 & March 2023

Pixel architecture – Analog

Delay time of FASTOR with respect to the pulse injection vs. injected charge. The delay time was measured by the timestamp of a step of 25 ns.

- Digital-in-Pixel scheme: in pixel discrimination $\&$ register
- Pixel analog is derived from ALPIDE (and benefit from MIC4 for MOST1)
	- As most of ATLAS-MAPS sensors' scheme
- Biasing current has to be increased, for a peaking time of \sim 25ns
	- $\&$ for 40MHz BX @ Z pole
- Consequence:
	- Power dissipation increased
	- Faster CIS process has to be used
		- \triangleright With faster charge collection time, otherwise only fast electronics is of no meaning

TaichuPix sensor architecture

◼ **Pixel 25 μm × 25 μm**

- ➢ Continuously active front-end, in-pixel discrimination
- \triangleright Fast-readout digital, with masking & testing config. logic

◼ **Column-drain readout for pixel matrix**

- ➢ Priority based data-driven readout
- ➢ Time stamp added at end of column (EOC)
- ➢ Readout time: 50 ns for each pixel

◼ **2-level FIFO scheme**

- \geq L1 FIFO: de-randomize the injecting charge
- L₂ FIFO: match the in/out data rate between core and interface

◼ **Trigger-less & Trigger mode compatible**

- ➢ Trigger-less: 3.84 Gbps data interface
- \triangleright Trigger: data coincidence by time stamp, only matched event will be readout

Features standalone operation

 \triangleright On-chip bias generation, LDO, slow control, etc.

Full size sensor TaichuPix-3

- ◼ **12 TaichuPix-3 wafers produced from two rounds**
	- ➢ **Wafers thinned down to 150 μm and diced**

8-inch wafer

Wafer after thinning and dicing Thickness after thinning

➢ **Wafers tested on probe-station** → chip selecting & yield evaluation

Probe card for wafer test

An example of wafer test result (yield ~67%)

Threshold and noise of TaichuPix-3

-
- ◼ **Pixel threshold and noise were measured with selected pixels**
	- \triangleright Average threshold ~215 e , threshold dispersion ~43 e , temporal noise ~12 e \oslash nominal bias setting
	- \triangleright S-curve method was used to test and extract the noise and the threshold

■ Power dissipation of 89 ~ 164 mW/cm² tested @ 40MHz clk with different **biasing condition**

3/10/2023,TaichuPix chips for CEPC VTX, TWEPP2023

TaichuPix-3 telescope

◼ **The 6-layer of TaichuPix-3 telescope built**

➢ Each layer consists of a TaichuPix-3 bonding board and a FPGA readout board

6-layer TaichuPix-3 telescope

Setup in the DESY testbeam

- \geq TaichuPix-3 telescope in the middle
- ➢ Beam energy: 4 GeV mainly used
- ➢ Tests performed for different DUT (Detector Under Test)

TaichuPix-3 beam test result

 \triangleright A resolution < 5 µm achieved, best resolution is

Decreases with increasing the threshold, detection

to the increased cluster size

Spatial resolution

4.78 μm

■ **Detector efficiency**

Events 60 Spatial Resolution Fit ➢ Gets better when decrease the pixel threshold, due $-4.78 \mu m$ 50 $= 4.78 \pm 0.01(stat.)$ u 20 10 0.01 0.02 0.03 0.04 0.05
residual(x_{meas} - x_{predict}) [mm] -0.04 -0.03 -0.02 -0.01 0

3/10/2023,TaichuPix chips for CEPC VTX, TWEPP2023

Ladder readout design

- ◼ **Detector module (ladder) = 10 sensors + readout board + support structure + control board**
	- ➢ Sensors are glued and wire bonded to the flexible PCB, supported by carbon fiber support
	- Signal, clock, control, power, ground will be handled by control board through flexible PCB

◼ **Challenges**

- Long flex cable \rightarrow hard to assemble & some issue with power distribution and delay
- Limited space for power and ground placement \rightarrow bad isolation between signals

Solutions

Read out from both ends, readout system composes of three parts, careful design on power placement and low noise

3/10/2023,TaichuPix chips for CEPC VTX, TWEPP2023

Laser test result of ladder

Laser tests on 5 Taichupix chip on a full ladder ("CEPCV" pattern by scanning laser on different chips on ladder)

◼ **A full ladder includes two identical fundamental readout units**

Each contains 5 TaichuPix chips, a interposer board, a FPGA readout board

◼ **Functionality of a full ladder fundamental readout unit was verified**

- ➢ Configuring 5 chips in the same unit
- Scanning a laser spot on the different chips with a step of 50 µm, clear and correct letter imaging observed
- ➢ **Demonstrating 5 chips working together** → **one ladder readout unit working**

Detector prototype

- ◼ **6 double-sided layers assembled on the detector prototype**
	- ➢ 12 flex boards with two TaichuPix-3 chips bonded on each flex
	- ➢ Readout boards on one side of the detector

3/10/2023,TaichuPix chips for CEPC VTX, TWEPP2023

Summary

- ◼ **The full-scale and high granularity pixel prototype, TaichuPix-3, has been designed and tested for CEPC VTX R&D**
	- ➢ Spatial resolution of 4.78/4.85 μm measured with 4 GeV electron beam in DESY
	- \triangleright Total ionization dose (TID) $>$ 3 Mrad
- ◼ **Readout electronics for the sensor test and the ladder readout were developed**
	- \triangleright Performed the sensor characterization in the lab successfully
	- ➢ Completed beam tests for the pixel sensor prototype and the vertex detector mechanical prototype

Concept (2016) 1

st Vertex detector prototype (2023)

Thank you very much for your attention !

15 3/10/2023,TaichuPix chips for CEPC VTX, TWEPP2023

TaichuPix-3 specification & performance

*project indicator

19 June 2023, Sensor and electronics design and tests

Functionality of complete signal chain

Functionality of the complete signal chain (including sensor, analog front-end, in-pixel logic readout, matrix periphery readout and data transmission unit) was firstly proved with X-ray, electron and laser sources.

Measured results consistent with simulations in term of shape, amplitude

Pixel analog signals from simulation (left) and measurement (right)

3/10/2023,TaichuPix chips for CEPC VTX, TWEPP2023

Figure 3: Fake hit rate of DUT_A (a) and $DUT_B(b)$ as a function of threshold.

TWEPP2023

 $\frac{3}{10/2023}$, TaichuPi
the red box are used to calculate the average efficiency of every 10 x 10 pixels. (b) (c) The efficiency map of DUT_A and DUT_B at the minimum threshold.

Figure 6: The cluster size distribution for DUT_A with $\xi_A = 265e^-$ (a) and DUT_B with $\xi_B = 175e^-$ (b), shown in the 2D detector plane direction and 1D projections along the xdirection (row direction of the sensor) and y-direction (column direction of the sensor).

Figure 7: Average cluster size of DUT_A (a) and DUT_B (b) as a function of threshold ξ , shown in the 2D detector plane and 1D projections along x-direction and y-direction.
3/10/2023, TaichuPix chips for CEPC VTX, TWEPP2023 20

Test beam @ DESY for detector prototype

Six double-side ladders installed on the vertex detector prototype for DESY testbeam

- 12 flex PCB, 24 Taichupix chips installed on detector prototype
- Beam spot $({\sim}2{\times}2cm)$ is visible on detector hit map
- Record about one billion tracks in two weeks

Hit maps of all layers taichupix on prototype Layer number **Layer number** Ladder IP26-out-(chip 1 2 Ladder IP29-in-(chip 1 2) $\begin{array}{r} 512 \\ 384 \\ 256 \\ 128 \end{array}$ **LO/Left** $\frac{384}{256}$ L₃/Left 1024 1024 col
Ladder IP26-in-(chip 9 10) col
Ladder IP29-out-(chip 9 10) 512
 384
 256
 128 L0/Right 1024 1024 2048 col
Ladder IP27-out-(chip 1 2) col
Ladder IP30-in-(chip 1 2) $\frac{$12}{384}$
 ≥ 256
 ≥ 256
 128 $\frac{384}{6}$ L1/Left L4/Left 1024 1024 Ladder IP30-out-(chip 9 10) col
Ladder IP27-in-(chip 9 10) $\begin{array}{c} 384 \\ 256 \\ 128 \end{array}.$ L1/Right $\begin{array}{r} 384 \\ 256 \\ 128 \end{array}$ L4/Right 1024 1024 col
Ladder IP28-out-(chip 1 2) col
Ladder IP31-in-(chip 1 2) $\begin{array}{r} 512 \\ 384 \\ 256 \\ 128 \end{array}$ L5/Left L₂/Left 256 1024 1024 col
Ladder IP28-in-(chip 9 10) Ladder IP31-out-(chip 9 10) $\begin{array}{r} 512 \\ 384 \\ 256 \\ 128 \end{array}$ $\begin{array}{r} 384 \\ 256 \\ 128 \end{array}$ L2/Right L5/Right 1024 1024 2048 2048 col

Detector prototype in testbeam

TaichuPix-2 test with ⁹⁰Sr

◼ **Four pixel sectors with different analog front-end variations for design optimization, S1 used in the full-scale chip due to the lowest ENC**

Sectors Front-end design features

Sectors Threshold Mean (e-) Threshol d rms (e-) Temporal noise (e-) Total equiv. noise (e-) S1 267.0 49.8 29.3 57.8 S2 293.4 54.5 26.9 60.8 S3 384.9 58.4 24.4 63.3 S4 411.9 56.6 26.5 62.5

Threshold and noise of different pixel sectors

◼ **TC2 exposure to ⁹⁰Sr source**

- **FC2 exposure to ⁹⁰Sr source**

 Average cluster size decreases with threshold $\frac{9}{8}$

as expected

 Average cluster size for S1-S4 larger than 1, $\frac{9}{8}$ 1.6
 \rightarrow benefits the spatial resolution (better than \frac as expected
- Average cluster size for S1-S4 larger than 1,

 \rightarrow benefits the spatial resolution (better than the binary resolution, $25/\sqrt{12} \approx 7.2 \ \mu m$)

Pixel analog front-end

◼ **Based on ALPIDE* front-end scheme**

- ➢ modified for faster response
- ➢ 'FASTOR' signal delivered to the EOC (end of column) when a pixel fired, timestamps of hit recorded at pos. edge of 'FASTOR'

Schematic of pixel front-end

*Ref: D. Kim et al. DOI 10.1088/1748-0221/11/02/C02042

Delay time of FASTOR with respect to the pulse injection vs. injected charge. The delay time was measured by the timestamp of a step of 25 ns.

23 3/10/2023,TaichuPix chips for CEPC VTX, TWEPP2023